IP Library Granted Patent US 6,849,468
Granted Patent B2
US 6,849,468 · App. 10/730,966 · Granted Feb 1, 2005

Method for manufacturing ferroelectric random access memory capacitor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,849,468
App. No.
10/730,966
Granted
Feb 1, 2005
Kind
B2
Abstract

The method for manufacturing an FeRAM capacitor having an enhanced adhesive property between a dielectric layer and a bottom electrode and a grain uniformity of the dielectric layer, is employed by forming hillocks on the bottom electrode purposefully before formation of the dielectric layer. The method includes steps of: preparing an active matrix obtained by predetermined processes; forming a first bottom electrode on the active matrix; forming a third ILD on exposed surfaces of the first bottom electrode and the second ILD; planarizing the third ILD till a top face of the first bottom electrode is exposed; forming a second bottom electrode on a top face of the bottom electrode; carrying out a first annealing process for deforming a surface of the second bottom electrode; forming a dielectric layer on exposed surfaces of the first bottom electrodes, the second bottom electrode and the third ILD; carrying out a second annealing process; and forming a top electrode on the dielectric layer.

Claims (23)

1. A method for manufacturing a ferroelectric random access memory (FeRAM) capacitor, the method comprising the steps of:

a) preparing an active matrix including a semiconductor substrate, a transistor, a bit line, a first interlayer dielectric (ILD), a second ILD and a storage node;

b) forming a first bottom electrode on the active matrix;

c) forming a third ILD on exposed surfaces of the first bottom electrode and the second ILD;

d) planarizing the third ILD until a top face of the first bottom electrode is exposed;

e) forming a second bottom electrode on a top face of the first bottom electrode;

f) carrying out a first annealing process for deforming a surface of the second bottom electrode in order to uniformly grow up grains in a dielectric layer along the surface of the second bottom electrode;

g) forming the dielectric layer on exposed surfaces of the first bottom electrode, the second bottom electrode and the third ILD;

h) carrying out a second annealing process; and

i) forming a top electrode on the dielectric layer.

2. The method as recited in claim 1 , wherein the step d) is carried out using a chemical mechanical polishing (CMP) technique.

3. The method as recited in claim 1 , wherein the step d) is carried out using a blanket etch technique.

4. The method as recited in claim 1 , wherein the step f) is carried out in an oxygen gas ambient for about an hour at a temperature in excess of about 400° C.

5. The method as recited in claim 4 , after the step f), further comprising the step of carrying out a rapid thermal process (RTP) at a temperature ranging from about 400° C. to about 800° C.

6. The method as recited in claim 1 , wherein the step h) is carried out in an oxygen gas ambient for about an hour at a temperature in excess of about 400° C.

7. The method as recited in claim 6 , after the step h), further comprising the step of carrying out a rapid thermal process (RTP) at a temperature ranging from about 400° C. to about 800° C.

8. The method as recited in claim 1 , wherein the first bottom electrode is a single layer employing a material selected from the group consisting of platinum (Pt), iridium (Ir), iridium oxide (IrO x ), ruthenium (Ru), rhenium (Re), rhodium (Rh), tungsten (W), titanium (Ti), titanium nitride (TiN), titanium aluminum nitride (TiAlN), ruthenium oxide (RuO 2 ) and a combination thereof.

9. The method as recited in claim 1 , wherein the second bottom electrode is a single layer employing a material selected from the group consisting of platinum (Pt), iridium (Ir), iridium oxide (IrO x ), ruthenium (Ru), rhenium (Re), rhodium (Rh), tungsten (W), titanium (Ti), titanium nitride (TiN), titanium aluminum nitride (TiAlN), ruthenium oxide (RuO 2 ) and a combination thereof.

10. The method as recited in claim 1 , wherein the dielectric layer uses a ferroelectric material selected from the group consisting of strontium bismuth tantalate (SrBi 2 Ta 2 O 9 , SBT), La-modified bismuth titanate ((Bi,La) 4 Ti 3 O 12 , BLT) and lead zirconium titanate ((Pb,Zr)TiO 3 , PZT).

11. The method as recited in claim 10 , wherein the ferroelectric material has a perovskite crystal structure.

12. The method as recited in claim 10 , wherein the ferroelectric material has a layered perovskite crystal structure.

13. The method as recited in claim 1 , wherein the top electrode is a single layer employing a material selected from the group consisting of Pt, Ir, IrO x , Ru, Re, Rh, W, Ti, RuO 2 and a combination thereof.

14. The method as recited in claim 1 , wherein the top electrode is multi-layers employing a material selected from the group consisting of Pt, Ir, IrO x , Ru, Re, Rh, W, Ti, RuO 2 and a combination thereof.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE IS HYNIX SEMICONDUCTOR INC. NOT HYNIX-SEMICONDUCTOR INC. THERE IS NO HYPHEN IN THE NAME. PREVIOUSLY RECORDED ON REEL 67328 FRAME 814. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded May 14, 2024
From: HYNIX SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067412/0482 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067369/0832 →
CHANGE OF NAME Recorded May 6, 2024
From: HYNIX-SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067328/0814 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 8, 2003
From: JANG, IN-WOO; SEONG, JIN-YONG; LEE, KYE-NAM; HONG, SUK-KYOUNG
To: HYNIX SEMICONDUCTOR INC.
Reel/Frame 014795/0772 →