IP Library Granted Patent US 6,917,210
Granted Patent B2
US 6,917,210 · App. 10/749,358 · Granted Jul 12, 2005

Integrated circuit tester with high bandwidth probe assembly

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,917,210
App. No.
10/749,358
Granted
Jul 12, 2005
Kind
B2
Abstract

Described herein is a probe card assembly providing signal paths for conveying high frequency signals between bond pads of an integrated circuit (IC) and an IC tester. The frequency response of the probe card assembly is optimized by appropriately distributing, adjusting and impedance matching resistive, capacitive and inductive impedance values along the signal paths so that the interconnect system behaves as an appropriately tuned Butterworth or Chebyshev filter.

Claims (16)

1. An integrated circuit having a surface including at least one node through which the integrated circuit communicates via a signal, the integrated circuit tested by a method comprising the steps of:

a. contacting at least one node with a probe;

b. linking a terminal of an integrated circuit tester to the probe through a conductive path, such that the at least one node, the probe, the conductive path and the terminal form a signal path for conveying the signal between the integrated circuit and the integrated circuit tester,

wherein the at least one node, the probe, the terminal and the conductive path have impedances, and

wherein impedances of the at least one node, the probe, the terminal and the conductive path are sized relative to impedances of others of the node, the probe, the terminal and the conductive path to substantially optimize a frequency response characteristic of the signal path.

2. The integrated circuit of claim 1 , wherein the method further comprises the impedances including inductances in series with the signal path and capacitances shunting the signal path.

3. A method for sizing impedances of components in a conductive path connecting a probe of an integrated circuit (IC) test device to a terminal of an IC tester, the method comprising the steps of:

defining a frequency response characteristic desired for the conductive path;

defining attainable impedance value ranges for the components of the conductive path; and

determining a combination of impedance values for the components of the conductive path within the defined frequency response characteristic.

4. The method of claim 3 , wherein the components of the conductive path further comprise:

a printed circuit board (PCB) including first conductors forming a first part of said conductive path for connecting to the terminal of the IC tester;

a space transformer including second conductors forming a second part of said conductive path connecting to the probe; and

an interposer including third conductors for conveying signals between said first and second conductors.

5. The method of claim 3 , wherein the combination of impedance values determined provides an optimum frequency response characteristic within limits of the desired frequency response characteristic.

6. A processor readable medium storing code, the code when executed performing the steps of claim 3 .

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Aug 7, 2025
From: HSBC BANK USA, NATIONAL ASSOCIATION
To: FORMFACTOR, INC.
Reel/Frame 072853/0001 →
SECURITY INTEREST Recorded Jul 29, 2025
From: FORMFACTOR, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
Reel/Frame 072263/0272 →
SECURITY INTEREST IN UNITED STATES PATENTS AND TRADEMARKS Recorded Jul 12, 2016
From: FORMFACTOR, INC.; ASTRIA SEMICONDUCTOR HOLDINGS, INC.; CASCADE MICROTECH, INC.; MICRO-PROBE INCORPORATED
To: HSBC BANK USA, NATIONAL ASSOCIATION
Reel/Frame 039184/0280 →