IP Library Granted Patent US 6,989,563
Granted Patent B1
US 6,989,563 · App. 10/770,260 · Granted Jan 24, 2006

Flash memory cell with UV protective layer

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,989,563
App. No.
10/770,260
Granted
Jan 24, 2006
Kind
B1
Abstract

A method of protecting a charge trapping dielectric flash memory cell from UV-induced charging, including fabricating a charge trapping dielectric flash memory cell in a semiconductor device; depositing and planarizing an interlevel dielectric layer over the charge trapping dielectric flash memory cell and depositing over the planarized interlevel dielectric layer at least one UV-protective layer, the UV-protective layer including a substantially UV-opaque material.

Claims (26)

1. A semiconductor device comprising:

a charge trapping dielectric flash memory cell;

at least one UV-protective layer,

the UV-protective layer comprises a substantially UV-opaque material; and

an interlevel dielectric layer including a portion of a sacrificial layer in a thickness variation of the interlevel dielectric layer,

the portion of the sacrificial layer reducing the thickness variation in the interlevel dielectric layer.

2. The device of claim 1 , wherein the portion of the sacrificial layer comprises one or more of a silicon nitride, a silicon oxynitride, a silicon carbide, a silicon carbide-nitride, a silicon-rich nitride, silicon-rich oxide, silicon-rich carbide, silicon-rich carbide-nitride, carbon polymers, low-k materials, graded films or thin metal films.

3. The device of claim 1 , wherein the UV-protective layer is a contact cap layer disposed over the charge trapping dielectric flash memory cell.

4. The device of claim 1 , wherein the UV-protective layer protects the charge trapping dielectric flash memory cell from damage resulting from UV exposure during Back End Of Line (BEOL) processing in fabrication of the charge trapping dielectric flash memory device.

5. The device of claim 1 , wherein the UV-opaque material comprises one or more of silicon-rich nitride, silicon-rich oxide, silicon-rich carbide, silicon-rich SiCN, carbon polymers, low-k materials, graded films and thin metal films.

6. The device of claim 1 , further comprising;

at least one additional UV-protective layer,

the at least one additional UV-protective layer comprising at least a sub-layer of a UV-opaque material.

7. The device of claim 6 , wherein the at least one additional UV-protective layer is a component of one or more of an interlayer dielectric layer 1 , interlayer dielectric layer 2 , or a top oxide layer.

8. The device of claim 7 , further comprising;

second and third UV-protective layers,

wherein the second and third UV-protective layers each comprise at least a sublayer of a UV-opaque material.

9. A semiconductor device comprising:

a charge trapping dielectric flash memory cell;

an interlevel dielectric layer including at least one portion of a sacrificial layer in a thickness variation of a planarized interlevel dielectric layer;

a UV-protective contact cap layer disposed over the planarized interlevel dielectric layer,

the UV-protective contact cap layer comprising a substantially UV-opaque material; and

at least one additional UV-protective layer,

the at least one additional UV-protective layer comprising at least a sublayer of a UV-opaque material,

wherein each UV-opaque material comprises one or more of silicon-rich nitride, silicon-rich silicon oxide, silicon-rich carbide, silicon-rich SiCN, carbon polymers, low-k materials, graded films and thin metal films, and

wherein the UV-protective layers protect the charge trapping dielectric flash memory cell from damage resulting from UV exposure during BEOL processing in fabrication of the charge trapping dielectric flash memory device.

Assignments (11)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 15, 2022
From: CYPRESS SEMICONDUCTOR CORPORATION
To: INFINEON TECHNOLOGIES LLC
Reel/Frame 059721/0467 →
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 059410/0438 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Oct 28, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 050896/0366 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036037/0716 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2015
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 035201/0159 →
SECURITY AGREEMENT Recorded Jun 4, 2010
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 024522/0338 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 27, 2007
From: SPANSION INC.
To: SPANSION LLC
Reel/Frame 019069/0360 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 22, 2007
From: ADVANCED MICRO DEVICES, INC.
To: SPANSION INC.
Reel/Frame 019047/0705 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 20, 2004
From: ACHUTHAN, KRISHNASHREE; YANG, JEAN Y.; CHEUNG, PATRICK K.; CHENG, NING; TABERY, CYRUS; NGO, MINH VAN
To: ADVANCED MICRO DEVICES, INC.
Reel/Frame 014361/0736 →