IP Library Granted Patent US 7,157,377
Granted Patent B2
US 7,157,377 · App. 10/779,007 · Granted Jan 2, 2007

Method of making a semiconductor device using treated photoresist

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,157,377
App. No.
10/779,007
Granted
Jan 2, 2007
Kind
B2
Abstract

A semiconductor device is made by patterning a conductive layer for forming gates of transistors. The process for forming the gates has a step of patterning photoresist that overlies the conductive layer. The patterned photoresist is trimmed so that its width is reduced. Fluorine, preferably F 2 , is applied to the trimmed photoresist to increase its hardness and its selectivity to the conductive layer. Using the trimmed and fluorinated photoresist as a mask, the conductive layer is etched to form conductive features useful as gates. Transistors are formed in which the conductive pillars are gates. Other halogens, especially chlorine, may be substituted for the fluorine.

Claims (30)

1. A method for forming a semiconductor device comprising:

providing a substrate;

providing a layer to be patterned overlying the substrate;

providing a patterned photoresist layer overlying the layer to be patterned, the patterned photoresist layer having a minimum dimension;

trimming the patterned photoresist layer;

applying molecular fluorine gas to the patterned photoresist layer to change a property of the photoresist layer to be more resistant to a subsequent etch processing; and

transferring the pattern of the trimmed patterned photoresist layer into the layer to be patterned.

2. The method of claim 1 , wherein the layer to be patterned includes a stack of layers.

3. The method of claim 2 , wherein the stack of layers including a sacrificial layer overlying an underlying layer to be patterned.

4. The method of claim 1 , wherein trimming includes reducing the minimum dimension via at least one of mechanical and chemical processing.

5. The method of claim 4 , wherein mechanical processing includes at least one of reactive ionic etching (RIE) and ionic bombardment etching.

6. The method of claim 4 , wherein chemical processing includes reacting with at least oxygen.

7. The method of claim 4 , wherein the minimum dimension is reduced by up to 80 percent of the minimum dimension.

8. The method of claim 4 , wherein the minimum dimension is on the order of 100 nanometers and wherein by trimming, the minimum dimension is reduced to within a range of on the order of 20–80 nanometers.

9. The method of claim 1 , wherein the property includes at least one of a chemical and a physical nature.

10. The method of claim 1 , wherein the transferring the pattern includes at least a pattern transfer etch processing.

11. The method of claim 1 , wherein the patterned photoresist layer is characterized by a first amount of high frequency line edge roughness, and wherein the applying molecular fluorine gas promotes at least one of i) a reduction in high frequency line edge roughness and ii) a resistance to additional high frequency line edge roughness.

12. The method of claim 1 , wherein the trimming and the applying molecular fluorine gas are performed in a same tool.

13. The method of claim 1 , wherein the layer to be patterned includes at least one of a conductive material, a semiconductive material, and an insulating material.

14. The method of claim 1 , wherein the trimmed patterned photoresist layer includes a portion for forming a control electrode of a transistor.

15. A method for forming a semiconductor device, comprising:

providing a semiconductor substrate;

applying a photoresist layer over the substrate;

patterning the photoresist layer to form a patterned photoresist layer;

applying molecular fluorine to the patterned photoresist layer; and

after applying the molecular fluorine, using the patterned photoresist to provide a pattern corresponding to the patterned photoresist under the patterned photoresist.

16. The method of claim 15 , forming, prior to applying the photoresist, a layer over the semiconductor substrate, and wherein the pattern is formed in the layer.

17. The method of claim 16 , wherein the applying the molecular fluorine alters a property of the patterned photoresist.

18. The method of claim 17 , wherein the altered property is stiffness.

19. The method of claim 17 , wherein the altered property is resistance to being etched.

Assignments (19)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: NORTH STAR INNOVATIONS INC.
Reel/Frame 037694/0264 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0225 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Feb 2, 2007
From: FREESCALE SEMICONDUCTOR, INC.; FREESCALE ACQUISITION CORPORATION; FREESCALE ACQUISITION HOLDINGS CORP.; FREESCALE HOLDINGS (BERMUDA) III, LTD.
To: CITIBANK, N.A. AS COLLATERAL AGENT
Reel/Frame 018855/0129 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 7, 2004
From: MOTOROLA, INC
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 015360/0718 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 13, 2004
From: GARZA, CESAR M.; DARLINGTON, WILLIAM D.; FILIPIAK, STANLEY M.; VASEK, JAMES E.
To: MOTOROLA, INC.
Reel/Frame 014993/0768 →