IP Library Granted Patent US 7,001,852
Granted Patent B2
US 7,001,852 · App. 10/836,149 · Granted Feb 21, 2006

Method of making a high quality thin dielectric layer

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,001,852
App. No.
10/836,149
Granted
Feb 21, 2006
Kind
B2
Abstract

A method of making a high quality thin dielectric layer includes annealing a substrate and a base oxide layer overlying a top surface of the substrate at a first temperature in a first ambient and annealing the substrate and base oxide layer at a second temperature in a second ambient subsequent to the first anneal. The first ambient includes an inert gas ambient selected from the group consisting of a nitrogen, argon, and helium ambient. Prior to the first anneal, the base oxide layer has an initial thickness and an initial density. The first anneal causes a first density and thickness change in the base oxide layer from the initial thickness and density to a first thickness and density, with no incorporation of nitrogen, argon, or helium of the ambient within the base oxide layer. The first thickness is less than the initial thickness and the first density is greater than the initial density. The second anneal causes a second density and thickness change in the base oxide layer from the first thickness and density to a second thickness and density. The second thickness is larger than the first thickness and the second density is on the order of the greater than or equal to the first density.

Claims (38)

1. A method of making a high quality thin dielectric layer, comprising:

annealing a substrate at a first temperature in a first ambient, the first ambient including an inert gas ambient selected from the group consisting of a nitrogen, argon, and helium ambient, and the substrate having a base oxide layer overlying a top surface of the substrate, the base oxide layer having an initial thickness and an initial density, wherein the first anneal causes a first density and thickness change in the base oxide layer from the initial thickness and density to a first thickness and density, with no incorporation of nitrogen, argon, or helium of the ambient within the base oxide layer, the first thickness being less than the initial thickness and the first density being greater than the initial density; and

annealing the substrate and base oxide layer at a second temperature in a second ambient subsequent to the first anneal, wherein the second anneal causes a second density and thickness change in the base oxide layer from the first thickness and density to a second thickness and density, the second thickness being larger than the first thickness and the second density being on the order of the greater than or equal to the first density.

2. The method of claim 1 , wherein the first ambient comprises a nitrogen ambient, and wherein the first anneal causes densification of the base oxide layer with no incorporation of nitrogen within the base oxide layer.

3. The method of claim 1 , wherein the first thickness change is on the order of up to fifty percent (50%) of the initial thickness and the first density change is on the order of up to double the initial density.

4. The method of claim 1 , wherein the first thickness change is approximately fifty percent (50%) of the initial thickness and the first density change is approximately double the initial density.

5. The method of claim 1 , wherein the base oxide layer includes one selected from the group consisting of a chemical oxide, a thermal oxide, a rapid thermal oxide, and a pretreatment oxide.

6. The method of claim 1 , wherein the first anneal includes a high temperature anneal and the first temperature comprises a temperature in the range of 900–1000° C.

7. The method of claim 6 , further wherein the first anneal includes a time duration on the order of 10–20 seconds.

8. The method of claim 1 , wherein the first anneal includes one selected from the group consisting of a rapid thermal anneal and a furnace anneal.

9. The method of claim 1 , wherein the second thickness change is on the order of up to or greater than one hundred percent (100%) of the first thickness.

10. The method of claim 1 , wherein the second density is on the order of greater than or equal to double the initial density.

11. The method of claim 1 , further wherein the first anneal reduces defects in the base oxide layer to improve a quality of the base oxide layer.

12. The method of claim 1 , further wherein the second anneal further substantially reduces defects in the base oxide layer to further improve a quality of the base oxide layer.

13. The method of claim 1 , wherein the second ambient includes a dilute oxygen ambient.

14. The method of claim 13 , further wherein the dilute oxygen ambient includes a mixture of oxygen and an inert gas.

15. The method of claim 14 , wherein the inert gas includes one selected from the group consisting of nitrogen, argon, and helium.

16. The method of claim 13 , further wherein the dilute oxygen ambient includes a volume mixture on the order of twenty-five percent (25%) oxygen and seventy-five percent (75%) inert gas.

17. The method of claim 1 , wherein the second anneal includes a high temperature anneal and the second temperature comprises a temperature above 800° C.

18. The method of claim 17 , further wherein the second temperature is approximately 900° C.

19. The method of claim 17 , further wherein the second anneal includes a time duration on the order of 10–20 seconds.

20. The method of claim 1 , wherein the second anneal includes one selected from the group consisting of a rapid thermal anneal tool anneal and a furnace anneal.

21. The method of claim 1 , wherein the substrate includes one selected from the group consisting of a bulk substrate and a semiconductor on insulator substrate.

22. The method of claim 21 , wherein the substrate further includes one selected from the group consisting of silicon, silicon germanium, and germanium.

23. The method of claim 1 , wherein the initial thickness is on the order of approximately 10–11 angstroms (Å), the first thickness is on the order of approximately 6–7 angstroms (Å), and the second thickness is on the order of approximately 8–12 angstroms (Å).

24. The method of claim 1 , further comprising:

forming a second dielectric layer overlying the base oxide layer, wherein the second dielectric layer and base oxide layer comprise a dielectric stack.

25. The method of claim 24 , wherein forming the second dielectric layer includes forming one selected from the group consisting of a oxide, nitride, oxynitride, and high-k dielectric layer.

26. The method of claim 24 , wherein forming the second dielectric layer overlying the base oxide layer includes nitridation.

27. The method of claim 24 , wherein forming the second dielectric layer overlying the base oxide layer includes atomic layer deposition of an oxide.

28. The method of claim 27 , wherein the oxide includes a metal oxide.

29. A semiconductor device including a high quality thin dielectric layer formed by the method of claim 24 .

30. An integrated circuit including a semiconductor device having a high quality thin dielectric layer formed by the method of claim 24 .

31. A semiconductor device including a high quality thin dielectric layer formed by the method of claim 1 .

32. An integrated circuit including a semiconductor device having a high quality thin dielectric layer formed by the method of claim 1 .

33. A method of making a high quality thin dielectric layer, comprising:

annealing a substrate at a first temperature in a first ambient, the substrate having a base oxide layer overlying a top surface of the substrate, the base oxide layer having an initial thickness and an initial density, wherein the first anneal causes a density and thickness change in the base oxide layer from the initial thickness and density to a first thickness and density, with no incorporation of a component of the ambient within the base oxide layer, the first thickness being less than the initial thickness and the first density being greater than the initial density, wherein the first ambient comprises a nitrogen ambient, the first anneal causes a densification of the base oxide layer with no incorporation of nitrogen within the base oxide layer, the thickness change is on the order of fifty percent (50%), and the density change is on the order of double the initial density; and

annealing the substrate and base oxide layer at a second temperature in a second ambient subsequent to the first anneal, wherein the second anneal causes a second density and thickness change in the base oxide layer from the first thickness and density to a second thickness and density, the second thickness being larger than the first thickness and the second density being on the order of the greater than or equal to the first density, wherein the second ambient comprises a dilute oxygen ambient.

Assignments (22)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Jan 12, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 041354/0148 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040652/0180 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0225 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Feb 2, 2007
From: FREESCALE SEMICONDUCTOR, INC.; FREESCALE ACQUISITION CORPORATION; FREESCALE ACQUISITION HOLDINGS CORP.; FREESCALE HOLDINGS (BERMUDA) III, LTD.
To: CITIBANK, N.A. AS COLLATERAL AGENT
Reel/Frame 018855/0129 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2005
From: LUO, TIEN-YING; ADETUTU, OLUBUNMI O.; TSENG HSING-HUANG
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 016410/0213 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 30, 2004
From: LUO, TIEN-YING; ADETUTU, OLUNBUNMI; TSENG, HSING-HUANG
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 015289/0510 →