IP Library Granted Patent US 6,979,997
Granted Patent B1
US 6,979,997 · App. 10/850,281 · Granted Dec 27, 2005

Method of controlling the operation of a digital state machine from a master controller in an IC-chip testing system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,979,997
App. No.
10/850,281
Granted
Dec 27, 2005
Kind
B1
Abstract

An IC-chip testing system includes multiple digital state machines, and a master controller which controls the operation of those digital state machines by a particular method. In this method, the master controller first generates a command chain in which multiple commands for one particular digital state machine are concatenated together in a series. Thereafter, the master controller sends a single payload data packet embedded in a layered TCP/IP/network format, to that digital state machine. This single payload data packet includes the entire command chain. By concatenating many commands together in the command chain, the adverse effect of TCP/IP/network headers on the efficiency of transmission is overcome. In one particular transmission, efficiency is increased from 7.1% for sending a single command, to 89.4% for sending the entire command chain.

Claims (13)

1. A method of controlling the operation of a digital state machine from a master controller in an IC-chip testing system, said method including the steps of:

generating, in said master controller, a command chain in which multiple commands for said digital state machine are concatenated together in a series;

sending, from said master controller to said digital state machine over a signal line, a single payload data packet embedded in a layered TCP/IP/network format, where -a) said layered TCP/IP/network format includes multiple headers, b) said single payload data packet includes said command chain, and c) said command chain is at least half as long as said multiple headers; and,

executing, in said digital state machine, said commands in said command chain.

2. A method according to claim 1 wherein said command chain includes at least five separate commands for said digital state machine.

3. A method according to claim 1 wherein said command chain includes at least ten separate commands for said digital state machine.

4. A method according to claim 1 wherein said command chain is at least thirty bytes in length.

5. A method according to claim 1 wherein said layered TCP/IP/network format is a TCP/IP/ethernet format.

6. A method according to claim 1 wherein said layered TCP/IP/network format is a TCP/IP/RS232 format.

7. A method according to claim 1 and further including the step of performing tasks in said master controller, other than simply waiting for a response from said digital state machine, while said digital state machine is performing said executing step.

8. A method according to claim 1 and further including the step of performing said executing step with no interruptions, in said digital state machine, between any two consecutive commands in said command chain.

9. A method according to claim 1 and further including the steps, by said digital state machine, of detecting a conditional branch command within said command chain, and selectively executing a subset of said commands in said command chain in response to said conditional branch command.

10. A method according to claim 1 and further including the step by said digital state machine of sending, from said digital state machine to said master controller over said signal line, a second payload data packet embedded in said layered TCP/IP/network format with said second payload data packet including respective responses for particular commands in said command chain.

Assignments (5)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 047640, FRAME 0566 Recorded Mar 7, 2024
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS AGENT
To: DELTA DESIGN, INC.
Reel/Frame 066762/0857 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT STATEMENT THAT THIS DOCUMENT SERVES AS AN OATH/DECLARATION PREVIOUSLY RECORDED ON REEL 047640 FRAME 0566. ASSIGNOR(S) HEREBY CONFIRMS THE PATENT SECURITY AGREEMENT. Recorded Jan 2, 2019
From: DELTA DESIGN, INC.
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 048003/0306 →
PATENT SECURITY AGREEMENT Recorded Oct 1, 2018
From: DELTA DESIGN, INC.
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 047640/0566 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 18, 2006
From: UNISYS CORPORATION
To: DELTA DESIGN, INC.
Reel/Frame 017480/0927 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 19, 2004
From: MYERS, NICHOLAS TYSON
To: UNISYS CORPORATION
Reel/Frame 015363/0534 →