IP Library Granted Patent US 6,885,221
Granted Patent B2
US 6,885,221 · App. 10/896,967 · Granted Apr 26, 2005

Signal detection apparatus, signal detection method, signal transmission system, and computer readable program to execute signal transmission

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,885,221
App. No.
10/896,967
Granted
Apr 26, 2005
Kind
B2
Abstract

In a differential output signal circuit suitable for restraining voltage overshooting/undershooting at differential output terminals due to lags in input signals and realizing stable and fast switching of differential input signals, a first differential pair of PMOS. transistors connected to a first current source and a second differential pair of NMOS transistors connected to a second current source are mutually connected at the differential output terminals, and a capacitor is connected between the connection nodes of the respective differential pairs and current sources. A transitional current path of the capacitor restrains voltage variations during differential input signal switching. Further in a signal detection apparatus suitable for realizing the detection of fast transmitted differential input signals with less current consumption and at low cost, an edge detect signal is supplied against a differential input of or above a prescribed value, and a setting signal is issued when this edge detect signal has been detected a prescribed number of times during a first prescribed length of time while a resetting signal is issued if none is detected during a second prescribed length of time. A signal-detect signal is generated from these setting signal and resetting signal.

Claims (66)

1. A signal detection apparatus comprising:

a level detection unit detecting a voltage amplitude level of input signals;

a state transition detection unit detecting any state transition in the output signals of the level detection unit;

a signal confirmation unit issuing a notification signal when the state transition detection unit has detected state transitions a prescribed number of times during a first prescribed length of time;

a non-signal confirmation unit issuing a notification signal when the state transition detection unit has detected no state transition during a second prescribed length of time; and

a detect signal generation unit generating a detect signal that is validated by the signal confirmation unit and invalidated by the non-signal confirmation unit.

2. The signal detection apparatus as claimed in claim 1 , wherein:

the level detection unit has a comparator comparing the voltage amplitude level of the input signal with a prescribed voltage.

3. The signal detection apparatus as claimed in claim 1 , wherein:

the output signals of the level detection unit are logic signals; and

the state transition detection unit, the signal confirmation unit, the non-signal confirmation unit, and the detect signal generation unit are configured of logic circuits.

4. The signal detection apparatus as claimed in claim 1 , wherein:

the state transition detection unit detects as a state transition, an output signal supplied from the level detection unit in a prescribed combination of the input signals.

5. The signal detection apparatus as claimed in claim 1 , wherein:

the state transition is detected on the basis of the transition of the voltage amplitude level of the input signals at one of above a prescribed voltage and below a prescribed voltage.

6. The signal detection apparatus as claimed in claim 5 , wherein:

the state transition is the transition of the voltage of the output signals of the level detection unit.

7. The signal detection apparatus as claimed in claim 1 , wherein the signal confirmation unit comprises:

a first time counter of which start of counting the first prescribed length of time is triggered by a first output signal from the state transition detection unit; and

a detector detecting, during the period of time counting by the first time counter, output signals of the prescribed number of times following the first output signal from the state transition detection unit.

8. The signal detection apparatus as claimed in claim 1 , wherein the non-signal confirmation unit comprises:

a second time counter of which start of counting the second prescribed length of time is triggered by an output signal from the state transition detection unit.

9. The signal detection apparatus, as claimed in claim 1 , wherein the detect signal generation unit comprises:

a flip flop of which setting signal is the notification signal from the signal confirmation unit and of which resetting signal is the notification signal from the non-signal confirmation unit.

10. A signal detection method, comprising:

a level detection operation of detecting the voltage amplitude level of input signals;

a state transition detection operation of detecting any state transition in the input signals detected at the level detection operation;

a signal confirmation operation of notifying the detection of the state transitions a prescribed number of times during a first prescribed length of time at the state transition detection operation;

a non-signal confirmation operation of notifying the failure to detect the state transition during a second prescribed length of time at the state transition detection operation; and

a detect signal generation operation of generating a detect signal that is validated at the signal confirmation operation and invalidated at the non-signal confirmation operation.

11. The signal detection method as claimed in claim 10 , wherein:

the level detection operation includes a comparing operation of comparing the voltage amplitude level of the input signal with a prescribed voltage.

12. The signal detection method as claimed in claim 10 , wherein:

at the state transition detection operation, when the input signals are entered in a prescribed combination, the input signals detected at the level detection operation are detected as state transition.

13. The signal detection method as claimed in claim 10 , wherein:

at the state transition detection operation, the state transition is detected on the basis of the transition of the voltage amplitude level of the input signals at one of above a prescribed voltage and below a prescribed voltage.

14. The signal detection method as claimed in claim 10 , wherein the signal confirmation operation comprises:

a first time counting operation of which start of counting the first prescribed length of time is triggered by a first transition of the input signals detected at the state transition detection operation; and

a detection operation at which, during the period of time counting at the first time counting operation, the state transitions of following the input signals detected at the state transition detection operation are detected the prescribed number of times.

15. The signal detection method as claimed in claim 10 , wherein:

the non-signal confirmation operation has a second time counting operation of which start of counting the second prescribed length of time is triggered by the state transition of the input signals detected at the state transition detection operation.

16. A signal transmission system comprising:

a serial bus; and

a signal detection apparatus comprising

a level detection unit, connected on the serial bus, and detecting the voltage amplitude level of input signals from the serial bus,

a state transition detection unit detecting any state transition in the output signals of the level detection unit,

a signal confirmation unit issuing a notification signal when the state transition detection unit has detected the state transitions a prescribed number of times during a first prescribed length of time,

a non-signal confirmation unit issuing a notification signal when the state transition detection unit has detected no state transition during a second prescribed length of time, and

a detect signal generation unit generating a detect signal that is validated by the signal confirmation unit and invalidated by the non-signal confirmation unit,

wherein the signal transmission system transmits signals by detection signals on a serial bus by the signal detection apparatus.

17. The signal transmission system, as claimed in claim 16 , wherein:

the serial bus is a bus one of meeting and compliant with, the P1394b standard.

18. A signal transmission system for transmitting signals by detection signals on a serial bus by a signal detection method comprising:

a level detection operation of detecting the voltage amplitude level of input signals on the serial bus;

a state transition detection operation of detecting any state transition in the input signals detected at the level detection operation;

a signal confirmation operation of notifying the detection of the state transitions a prescribed number of times during a first prescribed length of time at the state transition detection operation;

a non-signal confirmation operation of notifying the failure to detect the state transition during a second prescribed length of time at the state transition detection operation; and

a detect signal generation operation of generating a detect signal that is validated at the signal confirmation operation and invalidated at the non-signal confirmation operation.

19. The signal transmission system, as claimed in claim 18 , wherein:

the serial bus is a bus one of meeting and compliant with, the P1394b standard.

20. A computer-readable program to execute signal transmission on a serial bus by an input signal detection method, the computer-readable program comprising:

a first set of instructions for a level detection operation of detecting the voltage amplitude level of input signals;

a second set of instructions for a state transition detection operation of detecting any state transition in the input signals detected at the level detection operation;

a third set of instructions for a signal confirmation operation of notifying the detection of the state transitions a prescribed number of times during a first prescribed length of time at the state transition detection operation;

a fourth set of instructions for a non-signal confirmation operation of notifying the failure to detect the state transition during a second prescribed length of time at the state transition detection operation; and

a fifth set of instructions of a detect signal generation operation of generating a detect signal that is validated at the signal confirmation operation and invalidated at the non-signal confirmation operation.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2017
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 043218/0017 →
RELEASE OF SECURITY INTEREST Recorded Jun 29, 2017
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 043062/0183 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036036/0001 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2013
From: FUJITSU SEMICONDUCTOR LIMITED
To: SPANSION LLC
Reel/Frame 031205/0461 →