IP Library Granted Patent US 7,132,700
Granted Patent B1
US 7,132,700 · App. 10/915,797 · Granted Nov 7, 2006

SiGe layer having small poly grains

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,132,700
App. No.
10/915,797
Granted
Nov 7, 2006
Kind
B1
Abstract

A disclosed embodiment is a method for fabricating a structure in a semiconductor die, the method comprising depositing a silicon buffer layer over a single crystalline region and at least one isolation region at a first pressure, where the silicon buffer layer is continuous, i.e. comprises small poly grains, over the at least one isolation region. The method further includes forming a silicon germanium layer over the silicon buffer layer at a second pressure, where the silicon germanium layer is also continuous, i.e. comprises small poly grains, over the at least one isolation region. In one embodiment, the first pressure is less than the second pressure. In other embodiments, a structure is fabricated according to the above method.

Claims (9)

1. A structure in a semiconductor die comprising:

a single crystalline region;

at least one isolation region situated adjacent to said single crystalline region;

a silicon buffer layer situated above said at least one isolation region and said single crystalline region, wherein said silicon buffer layer is continuous over said at least one isolation region, wherein said silicon buffer layer comprises single crystalline silicon over said single crystalline region;

a silicon germanium layer situated above said silicon buffer layer, wherein said silicon germanium layer is continuous over said at least one isolation region.

2. The structure of claim 1 wherein said at least one isolation region is a STI region.

3. The structure of claim 1 wherein said at least one isolation region comprises non-thermal oxide.

4. The structure of claim 1 wherein said single crystalline region comprises single crystalline silicon.

5. The structure of claim 1 wherein said single crystalline region comprises a collector.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Oct 18, 2023
From: WELLS FARGO CAPITAL FINANCE, LLC, AS SUCCESSOR BY MERGER TO WACHOVIA CAPITAL FINANCE CORPORATION (WESTERN)
To: NEWPORT FAB, LLC DBA JAZZ SEMICONDUCTOR OPERATING COMPANY
Reel/Frame 065284/0123 →
FIRST AMENDMENT TO PATENT SECURITY AGREEMENT Recorded Apr 4, 2007
From: NEWPORT FAB, LLC
To: WACHOVIA CAPITAL FINANCE CORPORATION (WESTERN)
Reel/Frame 019111/0295 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 6, 2005
From: U'REN, GREG D.; VO, SY
To: NEWPORT FAB, LLC DBA JAZZ SEMICONDUCTOR
Reel/Frame 016650/0662 →