IP Library Granted Patent US 7,186,646
Granted Patent B2
US 7,186,646 · App. 10/925,777 · Granted Mar 6, 2007

Semiconductor devices and methods of forming a barrier metal in semiconductor devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,186,646
App. No.
10/925,777
Granted
Mar 6, 2007
Kind
B2
Abstract

Semiconductor devices and methods of forming a barrier metal in semiconductor devices are disclosed. A disclosed semiconductor device includes a metal layer on a semiconductor substrate; an interlayer dielectric layer on the metal layer, a hole in the interlayer dielectric layer that exposes a portion of the metal layer; and a barrier metal on inner walls of the hole. The barrier metal is made of TaSiN having a resistivity less than or equal to about 10,000 μohm-cm.

Claims (17)

1. A method of forming a barrier metal in a semiconductor device comprising:

forming an interlayer dielectric layer on a metal layer disposed on a semiconductor substrate;

selectively etching the interlayer dielectric layer to form a hole that exposes a portion of the metal layer;

forming an Si source layer on inner walls of the hole; and

forming a Ta layer on the Si source layer while injecting a gas containing nitrogen on the Ta layer to thereby react the Si source layer, the Ta layer, and nitrogen to form a TaSiN layer.

2. A method as defined in claim 1 , further comprising removing impurities in the TaSiN layer by injecting gas containing hydrogen on the TaSiN layer such that the impurities contained in the TaSiN layer are reacted with the hydrogen.

3. A method as defined in claim 1 , wherein the Si source layer and the Ta layer are formed by atomic layer deposition.

4. A method as defined in claim 1 , wherein the Si source layer is one of an SiH 4 layer and an Si layer.

5. A method as defined in claim 1 , wherein the Si source layer is formed by placing the substrate in a chamber, raising a temperature of the substrate to about 170–550° C., and injecting an SiH 4 gas into the chamber to thereby form one of an SiH 4 layer and an Si layer.

6. A method as defined in claim 1 , wherein the Si source layer is formed by pressurizing a chamber to about 90–300 torr for about 10–120 seconds to form one of an SiH 4 layer and an Si layer.

7. A method as defined in claim 1 , wherein forming the Ta layer comprises injecting a reaction gas containing Ta into a chamber while a temperature of the substrate is maintained at about 170–550° C.

8. A method as defined in claim 7 , wherein the reaction gas containing Ta is one of TBTDET [tertbutylimido (trisdiethylamide) tantalum], PDEAT [pentakis (diethylamide) tantalum], PDMAT [pentakis (dimethylamide) tantalum], and PEMAT [pentakis (ethylmethylamino) tantalum].

9. A method as defined in claim 1 , wherein the gas containing nitrogen is one of an NH 3 gas and an N 2 gas.

10. A method as defined in claim 2 , wherein removing the impurities in the TaSiN layer comprises setting a temperature of the substrate to about 170–550° C., and injecting gas containing hydrogen into a chamber.

11. A method as defined in claim 2 , wherein the gas containing hydrogen is one of an NH 3 gas and an H 2 gas, and the gas is supplied at a rate of about 100–400 sccm.

12. A method as defined in claim 2 , wherein removing the impurities in the TaSiN layer results in a reduction in volume of the TaSiN layer so that the TaSiN layer has a thickness of less than about 100 Å.

13. A method as defined in claim 1 , further comprising repeatedly forming an Si source layer; and forming a Ta layer on the Si source layer while injecting a gas containing nitrogen on the Ta layer to thereby react the Si source layer, the Ta layer, and nitrogen to form a TaSiN layer a predetermined number of times to form the TaSiN layer to a desired thickness.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR PREVIOUSLY RECORDED ON REEL 017749 FRAME 0335. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNOR SHOULD BE "DONGBUANAM SEMICONDUCTOR INC.". Recorded Jun 21, 2006
From: DONGBUANAM SEMICONDUCTOR INC.
To: DONGBU ELECTRONICS CO., LTD.
Reel/Frame 017821/0670 →
CHANGE OF NAME Recorded Jun 8, 2006
From: DONGANAM SEMICONDUCTOR INC.
To: DONGBU ELECTRONICS CO., LTD.
Reel/Frame 017749/0335 →
MERGER Recorded May 31, 2005
From: DONGBU SEMICONDUCTOR INC.
To: DONGBUANAM SEMICONDUCTOR, INC.
Reel/Frame 016593/0667 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 25, 2004
From: LEE, HAN-CHOON
To: DONGBU ELECTRONICS CO., LTD.
Reel/Frame 015739/0102 →