IP Library Granted Patent US 7,320,916
Granted Patent B2
US 7,320,916 · App. 10/952,381 · Granted Jan 22, 2008

Manufacturing method of semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,320,916
App. No.
10/952,381
Granted
Jan 22, 2008
Kind
B2
Abstract

When Ti as a barrier metal layer is brought into contact with a diffusion region of boron provided on a surface of a silicon substrate, there is a problem that boron is absorbed by titanium silicide, and contact resistance is increased. Although there is a method of additionally implanting boron whose amount is equal to the amount of boron absorbed by titanium silicide, there has been a problem that when boron is additionally implanted into, for example, a source region in a p-channel type, the additionally added boron is diffused deeply at the diffusion step, and characteristics are deteriorated. According to the invention, after formation of an element region, boron is additionally implanted into the whole surface at a dosage of about 10% of an element region, and is activated in the vicinity of a surface of a silicon substrate by an alloying process of a barrier metal layer. By this, a specified concentration profile of the element region is kept, and the impurity concentration only in the vicinity of the surface can be raised. Accordingly, even if boron is absorbed by titanium silicide, a specified boron concentration can be kept in the element region, and the increase of contact resistance can be suppressed.

Claims (19)

1. A manufacturing method of a semiconductor device, comprising:

providing a semiconductor substrate;

performing a first ion implantation into the substrate to form a p-type impurity diffusion region;

performing a second ion implantation into the substrate to form an n-type impurity diffusion region;

forming an interlayer insulating film on the p-type impurity diffusion region and the n-type impurity diffusion region after the first and second ion implantations;

forming a contact hole in the interlayer insulating film to expose at least part of n-type impurity diffusion region and part of the p-type impurity diffusion region;

performing a third ion implantation into the exposed p-type impurity diffusion region and the exposed n-type impurity diffusion region through the contact hole of the interlayer insulating film, the third ion implantation being of a p-type impurity; and

depositing a high melting point metal layer on the interlayer insulating film so that the high melting point metal layer is connected with at least the p-type impurity diffusion region through the contact hole of the interlayer insulating film.

2. A manufacturing method of a semiconductor device, comprising:

forming a drain region, a gate electrode, a source region and a body region on a semiconductor substrate;

forming on the substrate an interlayer insulating film having a contact hole to expose at least part of the body region and part of the source region;

implanting a p-type impurity into the exposed source region and the exposed body region through the contact hole; and

depositing a high melting point metal layer on the interlayer insulating film so that the high melting point metal layer is connected with at least the source region through the contact hole of the interlayer insulating film.

3. A manufacturing method of a semiconductor device according to claim 1 or 2 , wherein the high melting point metal layer comprises titanium.

4. A manufacturing method of a semiconductor device according to claim 2 , wherein the p-type impurity comprises boron.

5. A manufacturing method of a semiconductor device according to claim 2 , wherein the p-type impurity is implanted at a dosage of about 1/10 of an impurity dosage required to form the source region.

6. A manufacturing method of a semiconductor device according to claim 2 , wherein the p-type impurity is implanted at a dosage of about 1/10 of an impurity dosage required to form the body region.

7. A manufacturing method of a semiconductor device according to claim 2 , wherein the p-type impurity is ion-implanted and a peak of a concentration profile of the p-type impurity is positioned within about 1000 Å from a surface of the element region.

8. A manufacturing method of a semiconductor device according to claim 4 , wherein the p-type impurity is implanted at a dosage of about 4×10 14 cm −2 to 1×10 15 cm −2 .

Assignments (13)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 22, 2016
From: ON SEMICONDUCTOR NIIGATA CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 038988/0804 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CHANGE OF NAME Recorded Feb 23, 2016
From: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
To: ON SEMICONDUCTOR NIIGATA CO., LTD.
Reel/Frame 037893/0953 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR'S NAME PREVIOUSLY RECORDED ON REEL 025762, FRAME 0337 Recorded Jun 6, 2011
From: GIFU SANYO ELECTRONICS CO., LTD.
To: NIGATA SANYO ELECTRIC CO., LTD.
Reel/Frame 026399/0313 →
CHANGE OF NAME Recorded Dec 22, 2010
From: NIGATA SANYO ELECTRIC CO., LTD.
To: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 025762/0635 →
COMPANY SPLIT Recorded Dec 22, 2010
From: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
To: NIGATA SANYO ELECTRIC CO., LTD.
Reel/Frame 025762/0320 →
MERGER Recorded Dec 22, 2010
From: GFIU SANYO ELECTRONICS CO., LTD.
To: NIGATA SANYO ELECTRIC CO., LTD.
Reel/Frame 025762/0337 →
CHANGE OF NAME Recorded Dec 22, 2010
From: NIGATA SANYO ELECTRIC CO., LTD.
To: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 025762/0546 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 13, 2005
From: KUBO, HIROTOSHI; IGARASHI, YASUHIRO; SHIBUYA, MASAHIRO
To: SANYO ELECTRIC CO., LTD.; GIFU SANYO ELECTRONICS CO., LTD.
Reel/Frame 016157/0403 →