IP Library Granted Patent US 7,016,243
Granted Patent B1
US 7,016,243 · App. 10/963,473 · Granted Mar 21, 2006

Content addressable memory having column redundancy

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,016,243
App. No.
10/963,473
Granted
Mar 21, 2006
Kind
B1
Abstract

A content addressable memory (CAM) having a main array including a plurality of columns of CAM cells, a spare column of CAM cells selectable to functionally replace a defective column of CAM cells in the main array, and circuitry to shift data corresponding to the defective column and data corresponding to all subsequent columns to corresponding adjacent non-defective columns.

Claims (26)

1. A method for functionally replacing a defective column of content addressable memory (CAM) cells in a CAM array with a spare column of CAM cells, comprising:

identifying the defective column of CAM cells; and

disabling the defective column of CAM cells without including fuses coupled to the defective column.

2. The method of claim 1 , further comprising:

enabling the spare column of CAM cells to functionally replace the defective column of CAM cells without including fuses coupled to the spare column.

3. The method of claim 2 , wherein each of a plurality of columns of CAM cells in the CAM array is coupled to a bit line pair and to a comparand line pair, and the spare column of CAM cells is coupled to a spare bit line pair and a spare comparand line pair.

4. The method of claim 3 , wherein disabling the defective column of CAM cells comprises:

forcing the comparand line pair to the same predetermined state if the corresponding column is identified as defective.

5. The method of claim 3 , wherein disabling the defective column of CAM cells and enabling the spare column of CAM cells comprise:

storing, in a global mask circuit associated with the CAM array, one or more mask patterns for compare operations in the CAM array.

6. The method of claim 2 , wherein disabling the defective column of CAM cells and enabling the spare column of CAM cells comprises, for each column of CAM cells:

driving the comparand line pair of the column of CAM cells in response to a mask bit, a comparand bit, and a column control signal indicating whether the column of CAM cells is defective.

7. The method of claim 6 , wherein driving the comparand line pair comprises:

masking the comparand bit if the column control signal indicates the corresponding column is defective.

8. The method of claim 6 , wherein driving the comparand line pair comprises:

latching the column control signal in response to an enable signal;

storing the mask bit; and

selectively masking the comparand bit in response to the mask bit and the column control signal.

9. The method of claim 2 , wherein disabling the defective column of CAM cells and enabling the spare column of CAM cells further comprises:

driving the spare comparand line pair of the spare column of CAM cells in response to a mask bit, a comparand bit, and a spare column enable signal indicating the existence of the defective column.

10. The method of claim 9 , wherein driving the spare comparand line pair comprises:

masking the comparand bit if the spare column enable signal indicates there is not a defective column in the CAM array.

11. The method of claim 9 , wherein driving the spare comparand line pair comprises:

latching the spare column enable signal in response to a control signal;

storing the mask bit; and a

selectively masking the comparand bit in response to the mask bit and the spare column enable signal.

Assignments (9)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0097. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048555/0510 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047196/0097 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
CHANGE OF NAME Recorded Apr 16, 2015
From: NETLOGIC MICROSYSTEMS, INC.
To: NETLOGIC I LLC
Reel/Frame 035443/0824 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 16, 2015
From: NETLOGIC I LLC
To: BROADCOM CORPORATION
Reel/Frame 035443/0763 →
RELEASE OF SECURITY INTEREST Recorded Aug 30, 2011
From: SILICON VALLEY BANK
To: NETLOGIC MICROSYSTEMS, INC.; NETLOGIC MICROSYSTEMS INTERNATIONAL LIMITED; NETLOGIC MICROSYSTEMS CAYMANS LIMITED
Reel/Frame 026830/0141 →
SECURITY AGREEMENT Recorded Jul 17, 2009
From: NETLOGIC MICROSYSTEMS, INC.; NETLOGIC MICROSYSTEMS INTERNATIONAL LIMITED; NETLOGIC MICROSYSTEMS CAYMANS LIMITED
To: SILICON VALLEY BANK
Reel/Frame 022973/0710 →