IP Library Granted Patent US 7,151,300
Granted Patent B2
US 7,151,300 · App. 10/999,357 · Granted Dec 19, 2006

Phase-change memory device and method for manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,151,300
App. No.
10/999,357
Granted
Dec 19, 2006
Kind
B2
Abstract

Disclosed are a phase-change memory device and its manufacturing method, which can reduce a contact area between a bottom electrode and a phase-change layer, thereby reducing the quantity of current necessary for phase change. The phase-change memory device comprises: bottom electrodes and top electrodes formed on a dielectric interlayer, each of the bottom electrodes and the top electrodes having both side surfaces in contact with a first oxide layer, a phase-change layer, a nitride layer, and a second oxide layer; the phase-change layer formed between the first oxide layer and the nitride layer while being in contact with the side surfaces of the bottom electrodes and the top electrodes; a third oxide layer formed on the bottom electrodes and the top electrode; and a metal wire in contact with the top electrode.

Claims (11)

1. A phase-change memory device comprising:

a semiconductor substrate having a bottom structure;

a dielectric interlayer formed on the semiconductor substrate to cover the bottom structure;

contact plugs formed within the dielectric interlayer;

bottom electrodes formed on the contact plugs, each of the bottom electrodes having both side surfaces in contact with a first oxide layer, a phase-change layer, a nitride layer, and a second oxide layer;

top electrodes formed on portions of the dielectric interlayer between the contact plugs, respectively, each of the top electrodes having both side surfaces in contact with the first oxide layer, the phase-change layer, the nitride layer, and the second oxide layer;

the phase-change layer formed between the first oxide layer and the nitride layer while being in contact with the side surfaces of the bottom electrodes and the top electrodes;

a third oxide layer formed on the bottom electrodes and the top electrode and having a contact hole for exposing the top electrode; and

a metal wire formed in the contact hole and on the third oxide layer while being in contact with the top electrode.

2. The phase-change memory device as claimed in claim 1 , wherein the phase-change layer has a shape of a bar extending in the long axis direction.

3. The phase-change memory device as claimed in claim 1 , wherein each of the bottom electrodes and the top electrode is formed of a polysilicon film or a metal film.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE IS HYNIX SEMICONDUCTOR INC. NOT HYNIX-SEMICONDUCTOR INC. THERE IS NO HYPHEN IN THE NAME. PREVIOUSLY RECORDED ON REEL 67328 FRAME 814. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded May 14, 2024
From: HYNIX SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067412/0482 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067369/0832 →
CHANGE OF NAME Recorded May 6, 2024
From: HYNIX-SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067328/0814 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 30, 2004
From: CHANG, HEON YONG
To: HYNIX SEMICONDUCTOR INC.
Reel/Frame 016060/0269 →