IP Library Granted Patent US 7,106,042
Granted Patent B1
US 7,106,042 · App. 11/004,564 · Granted Sep 12, 2006

Replica bias regulator with sense-switched load regulation control

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,106,042
App. No.
11/004,564
Granted
Sep 12, 2006
Kind
B1
Abstract

A regulator circuit including output loading sense circuitry where the output loading sense circuitry comprises, in one example, a resistor in the feedback leg of the replica bias regulator, a switch in the feedback leg of the replica bias regulator for bypassing the resistor, and a comparator used to sense the output loading and selectively drive the switch.

Claims (30)

1. A circuit, comprising:

a replica bias regulator having a feedback leg and an output voltage; and

output loading sense circuitry, where the output loading sense circuitry comprises:

a resistor in the feedback leg of the replica bias regulator;

a switch in the feedback leg of the replica bias regulator, the switch for selectively bypassing the resistor; and

a comparator used to sense the output voltage and selectively drive the switch.

2. The circuit of claim 1 , wherein when the output voltage is drifting high, the comparator is on and drives the switch closed which bypasses the resistor, thereby removing the resistor from the feedback leg.

3. The circuit of claim 1 , wherein when the output voltage is drifting low, the comparator is off and the switch is open which maintains the resistor in the feedback leg.

4. The circuit of claim 1 , wherein the replica bias regulator includes at least a pair of n-channel transistors.

5. The circuit of claim 1 , wherein the comparator includes internal hysteresis.

6. The circuit of claim 1 , wherein the replica bias regulator includes:

an error amplifier comparing a reference signal to a feedback signal and providing an output.

7. The circuit of claim 1 , wherein the replica bias regulator includes:

a first transistor having a drain coupled with a supply, a gate receiving the output of the error amplifier, and a source coupled with the switch.

8. The circuit of claim 1 , wherein the switch is an n-channel transistor.

9. The circuit of claim 1 , wherein the feedback circuit includes at least one resistor when the switch is on.

10. The circuit of claim 1 , wherein the feedback circuit includes at least two resistors when the switch is off.

11. In an electronic circuit, a method of performing load regulation with a replica bias circuit, comprising:

sensing a level of an output load current; and

in response to the sensing operation, altering a feedback resistance in the replica bias circuit;

wherein the altering operation includes bypassing a portion of the feedback resistance if the output load current is low.

12. The method of claim 11 , wherein the altering operation includes:

including a portion of the feedback resistance if the output load current is high.

13. A circuit for performing load regulation of an output, comprising:

means for sensing a level of an output load current; and

means for altering a feedback resistance in a replica bias circuit responsive to the sensing means;

wherein the means for altering includes means for bypassing a portion of the feedback resistance if the output load current is low.

14. The circuit of claim 13 , wherein the means for altering includes:

means for including a portion of the feedback resistance if the output load current is high.

15. The circuit of claim 13 , wherein the means for bypassing includes a comparator coupled with a switch.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
RELEASE OF SECURITY INTEREST Recorded Jun 12, 2017
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 042769/0227 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2017
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 042108/0880 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →