IP Library Granted Patent US 7,132,345
Granted Patent B2
US 7,132,345 · App. 11/026,610 · Granted Nov 7, 2006

Method for fabricating flash memory device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,132,345
App. No.
11/026,610
Granted
Nov 7, 2006
Kind
B2
Abstract

A flash memory device fabrication method is disclosed. A disclosed method comprises: depositing a first oxide layer on a substrate; depositing a first polysilicon layer on the first oxide layer; forming a second oxide layer on the entire surface of the first polysilicon layer; removing the second oxide layer; making the first polysilicon layer with an embossed shape by performing a heat treatment; depositing a dielectric layer on the top of the first polysilicon layer; depositing a second polysilicon layer on the entire surface of the dielectric layer; and removing some parts of the dielectric layer and the second polysilicon layer through a patterning process and an etching process.

Claims (50)

1. A method of fabricating a flash memory device comprising:

depositing a first oxide layer on a substrate;

depositing a first polysilicon layer on the first oxide layer;

forming a second oxide layer on a top surface and on grain boundaries of the first polysilicon layer;

removing the second oxide layer;

performing a heat treatment to make the first polysilicon layer have an embossed shape both on the top surface and on lateral faces of the grain boundaries;

depositing a dielectric layer on the top of the first polysilicon layer;

depositing a second polysilicon layer on the entire surface of the dielectric layer; and

removing some parts of the dielectric layer and the second polysilicon layer through a patterning process and an etching process.

2. The method as defined by claim 1 , wherein the second oxide layer is removed by HF vapor gas.

3. A method of fabricating a flash memory device comprising:

depositing a first oxide layer on a substrate;

depositing a first polysilicon layer on the first oxide layer;

forming a second oxide layer on the entire surface of the first polysilicon layer;

removing the second oxide layer;

performing a high-temperature vacuum heat treatment to make the first polysilicon layer have an embossed shape;

depositing a dielectric layer on the top of the first polysilicon layer;

depositing a second polysilicon layer on the entire surface of the dielectric layer; and

removing some parts of the dielectric layer and the second polysilicon layer through a patterning process and an etching process.

4. The method as defined by claim 3 , wherein the second oxide layer is formed on a top surface and grain boundaries of the first polysilicon layer.

5. The method as defined by claim 3 , wherein the second oxide layer is removed by HF.

6. The method as defined by claim 5 , wherein the HF vapor gas comprises HF and DIW and has a concentration of HF between 20% and 30%.

7. The method as defined by claim 3 , wherein the heat treatment is performed at a temperature between 600° C. and 700° C. at a pressure about 12 mT for 1 hour to 4 hours.

8. A method of fabricating a flash memory device comprising:

depositing a first oxide layer on a substrate;

depositing a first polysilicon layer on the first oxide layer,

forming a second oxide layer on the entire surface of the first polysilicon layer;

removing the second oxide layer with a mixture of HF and deionized water (DIW) having between 20% and 30% HF;

heating the first polysilicon layer to provide the first polysilicon layer with an embossed shape;

depositing a dielectric layer on the first polysilicon layer;

depositing a second polysilicon layer on the entire surface of the dielectric layer; and

removing some parts of the dielectric layer and the second polysilicon layer through a patterning process and an etching process.

9. The method as defined by claim 8 , wherein the second oxide layer is formed on the top surface and the grain boundaries of the first polysilicon layer.

10. The method as defined by claim 8 , wherein the heating is performed at a temperature between 600° C. and 700° C. at a pressure about 12 mT for 1 hour to 4 hours.

11. A method of fabricating a flash memory device comprising:

depositing a first oxide layer on a substrate;

depositing a first polysilicon layer on the first oxide layer;

forming a second oxide layer on the entire surface of the first polysilicon layer;

removing the second oxide layer;

heating the first polysilicon layer at a temperature between 600° C. and 700° C. at a pressure about 12 mT for 1 hour to 4 hours to provide the first polysilicon layer with an embossed shape;

depositing a dielectric layer on the top of the first polysilicon layer;

depositing a second polysilicon layer on the entire surface of the dielectric layer; and

removing some parts of the dielectric layer and the second polysilicon layer through a patterning process and an etching process.

12. The method as defined by claim 11 , wherein the second oxide layer is formed on the top surface and the grain boundaries of the first polysilicon layer.

13. The method as defined by claim 11 , wherein the second oxide layer is removed by HF.

14. The method as defined by claim 2 , wherein the HF vapor gas comprises a mixture of HF and deionized water (DIW).

15. The method as defined by claim 14 , wherein the HF vapor gas has a concentration of HF between 20% and 30%.

16. The method as defined by claim 1 , wherein the heat treatment is performed at a temperature between 600° C. and 700° C.

17. The method as defined by claim 16 , wherein the heat treatment is performed at a pressure of about 12 mT.

18. The method as defined by claim 16 , wherein the heat treatment is performed for a time of from 1 hour to 4 hours.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 28, 2014
From: DONGBU HITEK CO., LTD.
To: DSS TECHNOLOGY MANAGEMENT, INC.
Reel/Frame 033035/0680 →
CHANGE OF NAME Recorded May 15, 2006
From: DONGBUANAM SEMICONDUCTOR INC.
To: DONGBU ELECTRONICS CO., LTD.
Reel/Frame 017616/0966 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 30, 2004
From: OH, SANG HUN
To: DONGBUANAM SEMICONDUCTOR INC.
Reel/Frame 016150/0993 →