Methods for fabricating an STI film of a semiconductor device
View Patent ↗Methods for fabricating a shallow trench isolation (STI) of a semiconductor device are disclosed. A disclosed method includes: forming a trench on a semiconductor substrate, forming an oxide layer on the semiconductor substrate and the trench, forming a photoresist pattern on the oxide layer exposing the oxide layer on a bottom surface of the trench, forming STI films on sidewalls of the trench by etching the exposed oxide layer using the photoresist pattern as an etch protection layer, removing the photoresist pattern, developing an epitaxial layer between the STI, and planarizing the epitaxial layer and the oxide layer.
1. A method for fabricating an STI of a semiconductor device, comprising:
forming a trench in a semiconductor substrate;
forming an oxide layer on the semiconductor substrate and the trench;
forming a photoresist pattern on the oxide layer to expose the oxide layer on a bottom surface of the trench;
forming STI films on sidewalls of the trench by etching the exposed oxide layer using the photoresist pattern as an etch protection layer;
removing the photoresist pattern;
developing an epitaxial layer between the STI films; and
planarizing the epitaxial layer and the oxide layer.
2. A method as defined in claim 1 , wherein the oxide layer is a thermal oxide layer.
3. A method as defined in claim 1 , wherein the trench is located at a region in which a semiconductor device is to be formed.
4. A method as defined in claim 1 , wherein a thickness of the oxide layer corresponds to a linewidth of the STI film.
5. A method as defined in claim 1 , wherein a width of an opening defined by the photoresist pattern and exposing the oxide layer is narrower than a width of an opening of the trench.
6. A method as defined in claim 5 , wherein the photoresist pattern covers the oxide layer formed on the sidewalls of the trench and exposes the oxide layer formed on the bottom wall of the trench.
7. A method as defined in claim 6 , wherein a width of the trench is four or more times greater than a thickness of the oxide layer.
8. A method as defined in claim 1 , wherein etching the exposed oxide comprises anisotropically etching during an initial period and isotropically etching after the semiconductor substrate has been exposed.
9. A method as defined in claim 1 , wherein the trench is filled by the epitaxial layer.
10. A method as defined in claim 1 , wherein planarizing the epitaxial layer and the oxide layer comprises simultaneously chemical mechanical polishing the epitaxial layer and the oxide layer.
11. A method as defined in claim 1 , further comprising thermal-treating at a temperature over 1000° C. after the epitaxial layer and the oxide layer are planarized.
12. A method for fabricating a semiconductor device, comprising:
forming a trench on a semiconductor substrate;
forming an oxide layer on the semiconductor substrate and the trench;
forming a photoresist pattern on the oxide layer, the photoresist pattern exposing the oxide layer on a bottom surface of the trench
forming STI films on sidewalls of the trench by etching the exposed oxide layer using the photoresist pattern as an etch protection layer;
removing the photoresist pattern;
developing an epitaxial layer between the STI films;
planarizing the epitaxial layer and the oxide layer; and
forming a MOS transistor having a gate dielectric layer, a gate electrode, and source and drain regions between the STI films of the semiconductor substrate.