IP Library Granted Patent US 7,192,805
Granted Patent B2
US 7,192,805 · App. 11/043,355 · Granted Mar 20, 2007

Semiconductor device and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,192,805
App. No.
11/043,355
Granted
Mar 20, 2007
Kind
B2
Abstract

A semiconductor device includes at least one semiconductor structure having a plurality of external connection portions on an upper surface, and an insulating member which is made of a resin containing reinforcing materials and arranged on a side of the semiconductor structure. An insulating film is formed on the upper surface of the semiconductor structure, except the external connection portions, and on an upper surface of the insulating member. A plurality of upper wirings each of which has a connection pad portion are located on an upper side of the insulating film and electrically connected to a corresponding one of the external connection portions of the semiconductor structure. The connection pad portion of at least one of the upper wirings is arranged above an upper surface of the insulating member.

Claims (40)

1. A semiconductor device manufacturing method comprising:

arranging, on a base plate, (i) a plurality of semiconductor structures each of which includes: a semiconductor substrate, a plurality of external connection portions on an upper side of the semiconductor substrate, and a sealing film formed between the external connection portions, such that an upper surface of the sealing film is flush with upper surfaces of the external connection portions, and (ii) an insulating member such that the insulating member is located between adjacent semiconductor structures;

providing an insulating film on the semiconductor structures and the insulating member;

after providing the insulating film on the semiconductor structures and the insulating member, heating and pressing the insulating member arranged on the base plate to planarize an upper surface of the insulating member;

forming, on the insulating film, a plurality of upper wirings each of which includes at least one layer having a connection pad portion, and each of which is connected to at least one of the external connection portions; and

cutting the insulating film and the insulating member between the semiconductor structures to obtain individual semiconductor devices, including at least one semiconductor device in which at least one of the connection pad portions is arranged on a region corresponding to the insulating member formed on a side of the semiconductor structure.

2. A method according to claim 1 , wherein the insulating member is cut between the semiconductor structures so that a plurality of semiconductor structures are included in at least one of the semiconductor devices.

3. A method according to claim 1 , wherein the insulating member is made of a resin containing reinforcing materials.

4. A method according to claim 1 , wherein the upper surface of the insulating member is planarized so as to be substantially flush with upper surfaces of the semiconductor structures.

5. A method according to claim 1 , further comprising forming a solder ball on at least one of the connection pad portions.

6. A method according to claim 1 , wherein cutting the insulating member includes cutting the base plate.

7. A semiconductor device manufacturing method comprising:

arranging, on a base plate, (i) a plurality of semiconductor structures each of which includes a plurality of external connection portions on an upper surface, and (ii) an insulating member such that the insulating member is located between adjacent semiconductor structures;

heating and pressing the insulating member arranged on the base plate planarize an upper surface of the insulating member;

forming, on the insulating member, a plurality of upper wirings each of which includes at least one layer having a connection pad portion, and each of which is connected to at least one of the external connection portions; and

cutting the insulating member between the semiconductor structures to obtain individual semiconductor devices, including at least one semiconductor device in which at least one of the connection pad portions is arranged on a region corresponding to the insulating member formed on a side of the semiconductor structure;

wherein the heating an pressing to perform the planarization of the insulating member is executed while the upper surface of the semiconductor structure is defined as a press limit surface.

8. A semiconductor device manufacturing method comprising:

arranging, on a base plate, (i) a plurality of semiconductor structures each of which includes a plurality of external connection portions on an upper surface, and (ii) an insulating member such that the insulating member is located between adjacent semiconductor structures;

heating and pressing the insulating member arranged on the base plate planarize an upper surface of the insulating member;

after the heating and pressing to perform the planarization of the insulating member, polishing the upper surface of the semiconductor structure and the upper surface of the insulating member;

forming, on the insulating member, a plurality of upper wirings each of which includes at least one layer having a connection pad portion, and each of which is connected to at least one of the external connection portions; and

cutting the insulating member between the semiconductor structures to obtain individual semiconductor devices, including at least one semiconductor device in which at least one of the connection pad portions is arranged on a region corresponding to the insulating member formed on a side of the semiconductor structure.

9. A semiconductor device manufacturing method comprising:

arranging, on a base plate, (i) a plurality of semiconductor structures each of which includes a plurality of external connection portions on an upper surface, and (ii) an insulating member such that the insulating member is located between adjacent semiconductor structures;

heating and pressing the insulating member arranged on the base plate planarize an upper surface of the insulating member;

forming, on the insulating member, a plurality of upper wirings each of which includes at least one layer having a connection pad portion, and each of which is connected to at least one of the external connection portions;

cutting the insulating member and the base plate between the semiconductor structures to obtain individual semiconductor devices, including at least one semiconductor device in which at least one of the connection pad portions is arranged on a region corresponding to the insulating member formed on a side of the semiconductor structure; and

arranging another base plate under the base plate, before the base plate is cut, and removing said another base plate after the base plate is cut.

10. A semiconductor device manufacturing method comprising:

arranging, on a base plate, (i) a plurality of semiconductor structures each of which includes: a semiconductor substrate, a plurality of external connection portions on an upper side of the semiconductor substrate, and a sealing film formed between the external connection portions, such that an upper surface of the sealing film is flush with upper surfaces of the external connection portions, and (ii) an insulating material such that the insulating material is located between adjacent semiconductor structures;

providing an insulating film material on the semiconductor structures and the insulating material;

heating and pressing the insulating material and the insulating film material to form an insulating member with a planarized upper surface from the insulating material and to form an insulating film on the semiconductor structures and the insulating member from the insulating film material;

forming, on the insulating film, a plurality of upper wirings each of which includes at least one layer having a connection pad portion, and each of which is connected to at least one of the external connection portions; and

cutting the insulating film and the insulating member between the semiconductor structures to obtain individual semiconductor devices, including at least one semiconductor device in which at least one of the connection pad portions is arranged on a region corresponding to the insulating member formed on a side of the semiconductor structure.

11. A method according to claim 10 , wherein the insulating member is cut between the semiconductor structures so that a plurality of semiconductor structures are included in at least one of the semiconductor devices.

12. A method according to claim 10 , wherein the insulating member is made of a resin containing reinforcing materials.

13. A method according to claim 10 , wherein the upper surface of the insulating member is planarized so as to be substantially flush with upper surfaces of the semiconductor structures.

14. A method according to claim 10 , further comprising forming a solder ball on at least one of the connection pad portions.

15. A method according to claim 10 , wherein cutting the insulating member includes cutting the base plate.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 27, 2017
From: TERA PROBE, INC.
To: AOI ELECTRONICS CO., LTD.
Reel/Frame 041521/0001 →
MERGER Recorded Jan 27, 2017
From: TERAMIKROS, INC.
To: TERA PROBE, INC.
Reel/Frame 041664/0471 →
CHANGE OF OWNERSHIP BY CORPORATE SEPARATION-TO CORRECT ASSIGNEE'S ADDRESS ON REEL 027465, FRAME 0812 Recorded Jan 6, 2012
From: CASIO COMPUTER CO., LTD.
To: TERAMIKROS, INC.
Reel/Frame 027492/0449 →
CHANGE OF OWNERSHIP BY CORPORATE SEPARATION Recorded Jan 3, 2012
From: CASIO COMPUTER CO., LTD.
To: TERAMIKROS, INC.
Reel/Frame 027465/0812 →