I/O cell ESD system
View Patent ↗An ESD protection system for I/O cells of an integrated circuit. The I/O cells of a bank of cells include a first type of I/O cells having ESD trigger circuits and a second type of I/O cells having ESD clamp devices. In one embodiment, the ESD trigger circuits of the first type are located at the same area of an active circuitry floor plan as the area in the floor plan for the ESD clamp devices of the I/O cells of the second type.
1. An integrated circuit comprising:
a plurality of I/O cells, each I/O cell of the plurality of I/O cells is one of a first type or of a second type, wherein:
each I/O cell of the first type includes an ESD trigger circuit for detecting an ESD event;
each I/O cell of the second type includes an ESD clamp device for providing a discharge path for discharging current from an ESD event in response to a detection of an ESD event by an ESD trigger circuit of an I/O cell of the first type, each I/O cell of the second type does not include an ESD trigger circuit to which the ESD clamp device of the I/O cell is responsive;
wherein:
each I/O cell of the first type has an active circuitry physical layout as per a first active circuitry floor plan, wherein for each I/O cell of the first type, circuitry of the ESD trigger circuit is located at a first designated area of the first active circuitry floor plan;
each I/O cell of the second type has an active circuitry physical layout as per a second active circuitry floor plan, the first active circuit floor plan being of a same size and shape as the second active circuitry floor plan, wherein for each I/O cell of the second type, the ESD clamp device occupies a second designated area of the second active circuitry floor plan;
wherein a location of the first designated area in the first active circuitry floor plan is a location that corresponds to a location of the second designated area in the second active circuitry floor plan.
2. The integrated circuit of claim 1 wherein the ESD clamp device of each I/O cell of the second type includes a transistor including a control terminal coupled to a bus, each ESD trigger circuit of an I/O cell of the first type includes an output coupled to the bus.
3. The integrated circuit of claim 2 wherein the ESD trigger circuits of the I/O cells of the first type operate in parallel to drive the bus to make conductive the ESD clamp devices of the I/O cells of the second type in response to a detection of an ESD event.
4. The integrated circuit of claim 1 wherein the plurality of I/O cells are implemented in a bank of I/O cells, wherein a ratio of a number of I/O cells of the second type in the bank to a number of I/O cells of the first type in the bank is N where N is 1 or greater.
5. The integrated circuit of claim 1 wherein each I/O cell of the first type includes an ESD clamp device for providing a discharge path for discharging current from an ESD event in response to a detection of an ESD event by an ESD trigger circuit.
6. The integrated circuit of claim 5 wherein each ESD clamp device of I/O cells of the first type has a smaller active circuitry physical layout area than each ESD clamp device of the I/O cells of the second type.
7. An integrated circuit comprising:
a plurality of I/O cells including a first subset of I/O cells and a second subset of I/O cells;
wherein each of the first subset of I/O cells having an active circuitry physical layout as per a first active circuitry floor plan; wherein each of the first subset of I/O cells includes an ESD clamp device occupying a first designated area of the first active circuitry floor plan;
wherein each of the second subset of I/O cells having an active circuitry physical layout as per a second active circuitry floor plan, wherein each of the second subset of I/O cells includes circuitry for an ESD trigger circuit at a second designated area of the second active circuitry floor plan;
wherein a location of the first designated area in the first active circuitry floor plan is a location that corresponds to a location of the second designated area in the second active circuitry floor plan.
8. The integrated circuit of claim 7 wherein:
the ESD clamp devices of the first subset are made conductive to discharge current from an ESD event in response to a detected ESD event by an ESD trigger circuit of the second subset.
9. The integrated circuit of claim 7 wherein the plurality of I/O cells are implemented in a cell bank of the integrated circuit.
10. The integrated circuit of claim 7 wherein each of the plurality of I/O cells include an I/O pad.
11. The integrated circuit of claim 10 wherein for each I/O cell of the plurality of I/O cells, the I/O pad is coupled to a first bus via a first diode of the I/O cell and a second bus via a second diode of the I/O cell;
wherein for the first subset of I/O cells, the first diode is located in a third designated area of the first active circuitry floor plan, and the second diode is located in a fourth designated area of the first active circuitry floor plan;
wherein for the second subset of I/O cells, the first diode is located in a fifth designated area of the second active circuitry floor plan, and the second diode is located in a sixth designated area of the second active circuitry floor plan;
wherein a location of the third designated area in the first active circuitry floor plan is a location that corresponds to a location of the fifth designated area in the second active circuitry floor plan;
wherein a location of the fourth designated area in the first active circuitry floor plan is a location that corresponds to a location of the sixth designated area in the second active circuitry floor plan.
12. The integrated circuit of claim 11 wherein:
for each I/O cell of the plurality of I/O cells, the I/O pad is coupled to a third bus via a third diode of the I/O cell;
for the first subset of I/O cells, the third diode is located in a seventh designated area of the first active circuitry floor plan;
for the second subset of I/O cells, the third diode is located in an eighth designated area of the second active circuitry floor plan;
a location of the seventh designated area in the first active circuitry floor plan is a location that corresponds to a location of the eighth designated area in the second active circuitry floor plan
for each I/O cell of the second subset, the ESD trigger circuit detects an ESD event with respect to the first bus and the third bus.
13. The integrated circuit of claim 7 wherein each I/O cell of the second subset are separated from each other by at least one I/O cell of the first subset.
14. The integrated circuit of claim 7 wherein each I/O cell of the second subset are separated from each other by at least two I/O cells of the first subset.
15. The integrated circuit of claim 7 wherein each I/O cell of the second subset includes an ESD clamp device at the second designated area of its active circuitry floor plan.
16. The integrated circuit of claim 15 wherein the ESD clamp device of the second subset is smaller in area than the ESD clamp device of the first subset.
17. The integrated circuit of claim 7 wherein the plurality of I/O cells are implemented in a bank of cells, wherein a ratio of a number of I/O cells of the first subset in the bank to a number of I/O cells of the second subset in the bank is N where N is 1 or greater.
18. The integrated circuit of claim 17 where N is 4 or greater.
19. The integrated circuit of claim 7 wherein:
the plurality of I/O cells are implemented in a bank of cells; all of the active circuitry for ESD protection of the I/O cells of the bank is contained within the bank of cells.
20. The integrated circuit of claim 7 wherein the plurality of I/O cells are implemented in a bank of cells, wherein no power cells and no ground cells are located within the bank of cells.
21. An integrated circuit comprising:
a plurality of I/O cells located in a bank of cells, each I/O cell of the plurality of I/O cells includes an I/O pad and each I/O cell of the plurality of I/O cells is one of a first type or of a second type,
each I/O cell of the first type has an active circuitry physical layout as per a first active circuitry floor plan, each I/O cell of the first type includes an ESD trigger circuit for detecting an ESD event, wherein for each I/O cell of the first type, circuitry of the ESD trigger circuit is at a first designated area of the first active circuitry floor plan;
each I/O cell of the second type has an active circuitry physical layout as per a second active circuitry floor plan, each I/O cell of the second type includes an ESD clamp device for providing a discharge path for discharging current from an ESD event in response to a detection of an ESD event by an ESD trigger circuit of an I/O cell of the first type, each I/O cell of the second type does not include an ESD trigger circuit to which the ESD clamp device of the I/O cell is responsive, wherein for each I/O cell of the second type, the ESD clamp device occupies a second designated area of its active circuitry floor plan;
wherein a location of the first designated area in the first active circuitry floor plan is a location that corresponds to a location of the second designated area in the second active circuitry floor plan.
22. The integrated circuit of claim 1 wherein each of the plurality of I/O cells include an I/O pad.