Electrically-programmable integrated circuit antifuses
View Patent ↗Integrated circuit antifuse circuitry is provided. A metal-oxide-semiconductor (MOS) antifuse transistor serves as an electrically-programmable antifuse. In its unprogrammed state, the antifuse transistor is off and has a relatively high resistance. During programming, the antifuse transistor is turned on which melts the underlying silicon and causes a permanent reduction in the transistor's resistance. A sensing circuit monitors the resistance of the antifuse transistor and supplies a high or low output signal accordingly. The antifuse transistor may be turned on during programming by raising the voltage at its substrate relative to its source. The substrate may be connected to ground through a resistor. The substrate may be biased by causing current to flow through the resistor. Current may be made to flow through the resistor by inducing avalanche breakdown of the drain-substrate junction or by producing Zener breakdown of external Zener diode circuitry connected to the resistor.
1. A method of programming a metal-oxide-semiconductor integrated circuit antifuse transistor that is formed from a semiconductor and that has drain, source, gate, and substrate regions, and a substrate-source p-n junction, comprising:
raising the voltage of the substrate region relative to the source region to forward bias the substrate-source p-n junction, wherein forward biasing the substrate-source p-n junction injects carriers into the substrate region and turns a parasitic bipolar transistor in the antifuse transistor on, causing current to flow between the drain and source regions that melts the semiconductor and programs the antifuse transistor.
2. The method defined in claim 1 wherein a resistor is connected to the substrate region, and wherein raising the voltage of the substrate region relative to the source region comprises causing current to flow through the resistor to bias the substrate region.
3. The method defined in claim 2 wherein causing the current to flow through the resistor comprises reverse biasing at least one Zener diode to cause Zener breakdown.
4. The method defined in claim 2 wherein the drain region and substrate region form a drain-substrate p-n junction, and wherein causing the current to flow through the resistor comprises inducing avalanche breakdown in the drain-substrate junction and current flow from the substrate region through the resistor.
5. The method defined in claim 1 wherein the integrated circuit antifuse circuitry is formed on an integrated circuit having I/O circuitry powered by an I/O power supply voltage, the method comprising applying a voltage to the drain during programming at the I/O power supply voltage.