Memory device with improved switching speed and data retention
View Patent ↗The present memory device includes first and second electrodes, a passive layer between the first and second electrodes, and an active layer between the passive layer and the second electrode. In undertaking an operation on the memory device, ions moves into within and from within the active layer, and the active layer is oriented so that the atoms of the active layer provide minimum obstruction to the movement of the ions into, within and from the active layer.
1. An electronic device comprising:
first and second electrodes;
a layer between the first and second electrodes, and having a plurality of associated elements;
wherein in undertaking an operation on the electronic device, a charged species moves within the layer in a general direction oriented from the first electrode to the second electrode;
the layer being oriented so that the elements of the layer provide minimum obstruction to the movement of the charged species within the layer wherein the layer includes channels in a lattice structure that are oriented to run in the <100> direction from the first electrode to the second electrode.
2. The electronic device of claim 1 wherein the layer comprises inclusion compound material.
3. The electronic device of claim 1 wherein the layer comprises crystalline semiconductor material.
4. The electronic device of claim 1 wherein the layer comprises structured organic material.
5. The electronic device of claim 1 wherein the layer is of a crystal lattice configuration.
6. A memory device comprising:
first and second electrodes;
a passive layer between the first and second electrodes;
an active layer between the passive layer and the second electrode, and having a plurality of associated elements;
wherein in undertaking an operation on the memory device, a charged species moves within the active layer in a general direction away from one electrode and toward the other electrode;
the active layer being oriented so that the elements of the active layer provide minimum obstruction to the movement of the charged species within the active layer wherein the active layer includes channels in a lattice structure that are oriented to run in the <100> direction from the first electrode to the second electrode.
7. The electronic device of claim 6 wherein the active layer comprises inclusion compound material.
8. The electronic device of claim 6 wherein the active layer comprises crystal line semiconductor material.
9. The electronic device of claim 6 wherein the active layer comprises structured organic material.
10. The memory device of claim 6 wherein the active layer is of a crystal lattice configuration.
11. A memory device comprising:
first and second electrodes;
a passive layer between the first and second electrodes;
an active layer between the passive layer and the second electrode, and having a plurality of associated elements;
wherein in programming the memory device, a charged species moves from the passive layer into and within the active layer in a general direction toward the second electrode;
the active layer being oriented so that the elements of the active layer provide minimum obstruction to the movement of the charged species wherein the active layer includes channels in a lattice structure that are oriented to run in the <100> direction from the first electrode to the second electrode.
12. The electronic device of claim 11 wherein the active layer comprises inclusion compound material.
13. The electronic device of claim 11 wherein the active layer comprises crystalline semiconductor material.
14. The electronic device of claim 11 wherein the active layer comprises structured organic material.
15. The memory device of claim 11 wherein the active layer is of a crystal lattice configuration.
16. The memory device of claim 11 wherein the charged species comprises ions.
17. A memory device comprising:
first and second electrodes;
a passive layer between the first and second electrodes;
an active layer between the passive layer and the second electrode, and having a plurality of associated elements;
wherein in erasing the memory device, a charged species moves within and from the active layer into the passive layer in a general direction toward the first electrode;
the active layer being oriented so that the elements of the active layer provide minimum obstruction to the movement of the charged species within and from the active layer and into the passive layer wherein the active layer includes channels in a lattice structure that are oriented to run in the <100> direction from the first electrode to the second electrode.
18. The electronic device of claim 17 wherein the active layer comprises inclusion compound material.
19. The electronic device of claim 17 wherein the active layer comprises crystalline semiconductor material.
20. The electronic device of claim 17 wherein the active layer comprises structured organic material.
21. The memory device of claim 17 wherein the active layer is of a crystal lattice configuration.
22. The memory device of claim 17 wherein the charged species comprises ions.