IP Library Granted Patent US 7,081,394
Granted Patent B2
US 7,081,394 · App. 11/082,010 · Granted Jul 25, 2006

Device for electrostatic discharge protection and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,081,394
App. No.
11/082,010
Granted
Jul 25, 2006
Kind
B2
Abstract

The present invention relates to a device for electrostatic discharge protection (ESD). According to an embodiment of the present invention, a device for electrostatic discharge protection comprises a semiconductor substrate, a plurality of field oxide films formed in predetermined regions on the semiconductor substrate, a gate formed in a predetermined region on the semiconductor substrate between the field oxide films, a well pick-up region formed in a predetermined region on the semiconductor substrate between the field oxide films, a source formed in a predetermined region on the semiconductor substrate between the field oxide film and the gate, a drain drift region formed in a predetermined region on the semiconductor substrate between the gate and the field oxide film, a drain active region of a concentration higher than that of the drain drift region, the drain active region being formed in the drain drift region, and an oxide film formed on the semiconductor substrate on a boundary of the drain drift region and the drain active region. Accordingly, the current concentrated on the surface of the device can be uniformly distributed over the entire device.

Claims (20)

1. A method of manufacturing a device for electrostatic discharge protection, comprising the steps of:

(a) forming a plurality of field oxide films in a predetermined region on a semiconductor substrate;

(b) forming a gate in a predetermined region on the semiconductor substrate between the field oxide films;

(c) performing an impurity ion implant process to form a well pick-up region in a predetermined region between the field oxide films;

(d) performing a low-concentration impurity ion implant process to form a drain drift region in a predetermined region on the semiconductor substrate between the gate and the field oxide film;

(e) performing a high-concentration impurity ion implant process to form a source in a predetermined region on the semiconductor substrate between the field oxide film and the gate and to form a drain active region within the drain drift region; and

(f) forming an oxide film on the semiconductor substrate on a boundary of the drain drift region and the drain active region.

2. The method as claimed in claim 1 , wherein the field oxide film includes a trench type element isolation film.

3. The method as claimed in claim 1 , wherein the oxide film is formed by the same process as the field oxide film.

4. The method as claimed in claim 1 , wherein the oxide film is formed not to be in contact with the gate.

5. A method of manufacturing a device for electrostatic discharge protection, comprising the steps of:

(a) forming a plurality of field oxide films in a predetermined region on a semiconductor substrate;

(b) forming a gate in a predetermined region on the semiconductor substrate between the field oxide films;

(c) performing an impurity ion implant process to form a well pick-up region in a predetermined region between the field oxide films;

(d) performing a low-concentration impurity ion implant process to form a source drift region in a predetermined region on the semiconductor substrate between the field oxide film and the gate and to form a drain drift region in a predetermined region on the semiconductor substrate between the gate and the field oxide film;

(e) performing a high-concentration impurity ion implant process to form a source active region within the source drift region and to form a drain active region within the drain drift region; and

(f) forming an oxide film on the semiconductor substrate on a boundary of the drain drift region and the drain active region.

6. The method as claimed in claim 5 , wherein the field oxide film includes a trench type element isolation film.

7. The method as claimed in claim 6 , wherein the oxide film is formed by the same process as the field oxide film.

8. The method as claimed in claim 6 , wherein the oxide film is formed not to be in contact with the gate.

Assignments (3)
CHANGE OF NAME Recorded Mar 12, 2024
From: KEY FOUNDRY CO., LTD.
To: SK KEYFOUNDRY INC.
Reel/Frame 066794/0290 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2020
From: MAGNACHIP SEMICONDUCTOR, LTD.
To: KEY FOUNDRY CO., LTD.
Reel/Frame 053703/0227 →
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY ADDRESS PREVIOUSLY RECORDED AT REEL: 024563 FRAME: 0807. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE BY SECURED PARTY. Recorded Nov 25, 2014
From: US BANK NATIONAL ASSOCIATION
To: MAGNACHIP SEMICONDUCTOR LTD.
Reel/Frame 034469/0001 →