IP Library Granted Patent US 7,231,480
Granted Patent B2
US 7,231,480 · App. 11/100,063 · Granted Jun 12, 2007

Method and system for receiver detection in PCI-Express devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,231,480
App. No.
11/100,063
Granted
Jun 12, 2007
Kind
B2
Abstract

A method and system for detecting when a receiver in a host system is present or absent to receive information from a PCI-Express device is provided. The method includes monitoring a signal received from a serial/de-serializer for transitions; re-starting a first timer when a transition is detected; and detecting a receiver's absence if a second timer has reached a maximum value after a transition is detected and a first timer cycle is incomplete. The PCI-Express device includes a receiver detection logic that determines when a receiver is absent before sending any data to the host system. The PCI-Express device may be a host adapter.

Claims (24)

1. A method for detecting when a receiver in a PCI-Express device is present or absent to receive information, comprising:

monitoring a signal received from a serial/de-serializer for transitions;

re-starting a first timer when a transition is detected; and

detecting a receiver's absence if a second timer has reached a maximum value after a transition is detected and a first timer cycle is incomplete.

2. The method of claim 1 , wherein a first timer output value is compared to a programmed value and if the first timer output value is equal to the programmed value then a receiver is presumed to be present.

3. The method of claim 1 , wherein a second timer output value is compared to a programmed value and when the second timer output value is not equal to the programmed value, a signal is produced to declare a receiver's absence.

4. The method of claim 3 , wherein if the second timer output value is equal to the programmed value, then a receiver is presumed to be present.

5. The method of claim 1 , wherein if a transition is not detected then an edge detector continues to monitor the signal received from the serial/de-serializer.

6. The method of claim 1 , wherein if a transition is not detected, then a receiver is presumed to be present.

7. The method of claim 1 , wherein an output control module generates a signal to declare if a receiver is present or absent.

8. The method of claim 1 , wherein the PCI-Express device is a host bus adapter.

9. A PCI-Express device, comprising:

receiver detection logic that determines when a receiver is absent before sending any data to another PCI-Express device;

wherein an edge detector module monitors a signal received from a serial de-serializer for any transitions; and

if a transition is detected, a first timer is re-started; and

a second timer is used to declare that a receiver is absent when the first timer's cycle is incomplete after a certain time interval.

10. The PCI-Express device of claim 9 , wherein the time interval is programmable.

11. The PCI-Express device of claim 9 , wherein an output control module receives an input based on a comparison of a second timer value and a programmed value and declares that a receiver is absent when the second timer value is equal to the programmed value.

12. A system for connecting host systems with storage devices comprising:

a PCI-Express device with a receiver detection logic that determines when a receiver is absent before sending any data to a host system;

wherein an edge detector module monitors a signal received from a serial de-serializer for any transitions; and

if a transition is detected, a first timer is re-started; and

a second timer is used to declare that a receiver is absent when the first timer's cycle is incomplete after a certain time interval.

13. The system of claim 12 , wherein the time interval is programmable.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2020
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE, LTD.
Reel/Frame 053179/0320 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 17, 2020
From: CAVIUM, LLC
To: CAVIUM INTERNATIONAL
Reel/Frame 051948/0807 →
CHANGE OF NAME Recorded Oct 8, 2018
From: CAVIUM, INC.
To: CAVIUM, LLC
Reel/Frame 047205/0953 →
RELEASE OF SECURITY INTEREST Recorded Jul 6, 2018
From: JP MORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: CAVIUM, INC; CAVIUM NETWORKS LLC; QLOGIC CORPORATION
Reel/Frame 046496/0001 →
MERGER Recorded Oct 18, 2017
From: QLOGIC CORPORATION
To: CAVIUM, INC.
Reel/Frame 044812/0504 →
SECURITY AGREEMENT Recorded Mar 1, 2017
From: QLOGIC CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 041854/0119 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 6, 2005
From: WOODRAL, DAVID E.
To: QLOGIC CORPORATION
Reel/Frame 016456/0673 →