IP Library Granted Patent US 7,164,283
Granted Patent B2
US 7,164,283 · App. 11/160,661 · Granted Jan 16, 2007

Auto-recovery wafer testing apparatus and wafer testing method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,164,283
App. No.
11/160,661
Granted
Jan 16, 2007
Kind
B2
Abstract

Auto-recovery wafer testing apparatus and wafer testing method are provided. The wafer testing apparatus includes a main system, a tester and a real-time accessing module. The main system controls the process of the wafer testing. The tester is electrically coupled to the main system for receiving commands from the main system to perform testing on a plurality of chips sequentially and output the testing data correspondingly. The real-time accessing module is electrically coupled to the tester for simultaneously accessing the testing data. In an event when the testing is accidentally interrupted, the tester can produce auto-recovery data according to the testing data saved in the real-time accessing module, and continue testing, based on the auto-recovery data, from the chip being last but incompletely tested. The use of the wafer testing apparatus and method can save testing time and enhance the production efficiency.

Claims (9)

1. An auto-recovery wafer testing apparatus suitable for testing a plurality of chips on a wafer, comprising:

a main system used to control overall wafer testing process;

a tester, electronically coupled to the main system and used for receiving commands from the main system, testing the chips sequentially, and output a plurality of corresponding testing data; and

a real-time accessing module, electronically coupled to the tester and used for saving instantaneously the testing data, wherein, if the testing is accidentally interrupted, the tester generates auto-recovery data based on the testing data saved in the real-time accessing module, and continues the testing, based on the auto-recovery data, from a chip being last but incompletely tested.

2. The wafer testing apparatus as recited in claim 1 , wherein the tester comprises:

a testing unit; and

a control module, electronically coupled to the main system, the real-time accessing module and the tester, wherein, the control module receives commands from the main system to control the testing of the testing unit and output the testing data to the real-time accessing module, and if the testing is accidentally interrupted, the control module generates the auto-recovery data, based on the testing data saved in the real-time accessing module, for controlling the testing unit to resume the interrupted testing.

3. The wafer testing apparatus as recited in claim 2 , wherein the testing unit comprises a prober.

4. The wafer testing apparatus as recited in claim 2 , wherein the testing unit comprises a laser trimmer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2019
From: POWERCHIP TECHNOLOGY CORPORATION
To: POWERCHIP SEMICONDUCTOR MANUFACTURING CORPORATION
Reel/Frame 049747/0001 →
CHANGE OF NAME Recorded Jun 28, 2019
From: POWERCHIP SEMICONDUCTOR CORP.
To: POWERCHIP TECHNOLOGY CORPORATION
Reel/Frame 049629/0267 →