IP Library Granted Patent US 7,456,095
Granted Patent B2
US 7,456,095 · App. 11/163,038 · Granted Nov 25, 2008

Method and apparatus for forming nickel silicide with low defect density in FET devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,456,095
App. No.
11/163,038
Granted
Nov 25, 2008
Kind
B2
Abstract

A method and apparatus are provided in which non-directional and directional metal (e.g. Ni) deposition steps are performed in the same process chamber. A first plasma is formed for removing material from a target; a secondary plasma for increasing ion density in the material is formed in the interior of an annular electrode (e.g. a Ni ring) connected to an RF generator. Material is deposited non-directionally on the substrate in the absence of the secondary plasma and electrical biasing of the substrate, and deposited directionally when the secondary plasma is present and the substrate is electrically biased. Nickel silicide formed from the deposited metal has a lower gate polysilicon sheet resistance and may have a lower density of pipe defects than NiSi formed from metal deposited in a solely directional process, and has a lower source/drain contact resistance than NiSi formed from metal deposited in a solely non-directional process.

Claims (19)

1. A method of depositing metal on a substrate, comprising the steps of:

depositing metal on the substrate in a non-directional process;

depositing metal on the substrate in a directional process; and subsequently forming a silicide from the metal and silicon underlying the deposited metal,

wherein said depositing steps are performed in a same process chamber and in any order.

2. A method according to claim 1 , wherein the silicide is a portion of a silicided gate of an FET device formed on the substrate.

3. A method according to claim 2 , wherein said silicided gate has a lower effective sheet resistance than a silicided gate formed from metal deposited in a solely directional process.

4. A method according to claim 1 , wherein said method is characterized by a degree of collimation of metal deposition, and a device including said silicide has a density of pipe defects in accordance with the degree of collimation.

5. A method according to claim 2 , wherein the FET device includes silicided source/drain regions, and said silicided source/drain regions have a lower source/drain contact resistance than silicided source/drain regions formed from metal deposited in a solely non-directional process.

6. A method according to claim 1 , wherein

said method is characterized by a thickness of deposited metal;

the silicide is a portion of an FET device formed on the substrate, where the FET device includes a gate structure; and

the silicide has a greater thickness on a side of the gate structure than a silicide formed from the same thickness of metal deposited in a solely directional process.

7. A method according to claim 1 , wherein

said method is characterized by a thickness of deposited metal;

the silicide is a portion of an FET device formed on the substrate, where the FET device includes a gate structure; and

the silicide has a greater volume in an upper portion of the gate structure than a silicide formed from the same thickness of metal deposited in a solely directional process.

8. A method of depositing metal on a substrate, comprising the steps of:

depositing metal on the substrate in a non-directional process;

depositing metal on the substrate in a directional process and subsequently forming a silicide from the metal and silicon underlying the deposited metal, wherein said depositing steps are performed in a same process chamber and in any order, and wherein the metal is selected from the group consisting of Ni, Ti, W, Mo, Co, Pt, Nb and alloys thereof.

Assignments (5)
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA, INC.
To: TESSERA LLC
Reel/Frame 073658/0439 →
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA LLC
To: ADEIA SEMICONDUCTOR SOLUTIONS LLC
Reel/Frame 073658/0823 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TESSERA, INC.
Reel/Frame 051489/0557 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 3, 2005
From: WONG, KEITH KWONG HON; PURTELL, ROBERT J.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 016609/0897 →