IP Library Granted Patent US 8,026,129
Granted Patent B2
US 8,026,129 · App. 11/276,682 · Granted Sep 27, 2011

Stacked integrated circuits package system with passive components

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,026,129
App. No.
11/276,682
Granted
Sep 27, 2011
Kind
B2
Abstract

A stacked integrated circuit package system is provided forming a first stack layer having a first integrated circuit die on a first substrate, forming a second stack layer having a second integrated circuit die on a second substrate, and mechanically and electrically connecting a spacer layer having a first passive component between the second stack layer and the first stack layer.

Claims (41)

1. A method of manufacture of a stacked integrated circuit package system comprising:

forming a first stack layer having a first integrated circuit die on a first substrate;

forming a second stack layer having a second integrated circuit die on a second substrate; and

connecting a first passive component for providing a direct mechanical connection between the second substrate and the first integrated circuit die, wherein the first passive component is in a package having a predetermined thickness to separate the second stack layer and the first stack layer by the predetermined thickness.

2. The method as claimed in claim 1 wherein connecting the first passive component comprises:

forming the first passive component having a first terminal and a second terminal; and

forming a matrix of electrical connections with the first terminal and the second terminal between the first stack layer and the second stack layer, both electrically connected to the first stack layer, or both electrically connected to the second stack layer.

3. The method as claimed in claim 1 further comprising forming a circuit network with a plurality of first passive components for the first stack layer.

4. The method The system as claimed in claim 1 further comprising forming a circuit network with a plurality of first passive components for the second stack layer.

5. The method as claimed in claim 1 further comprising forming a circuit network with a plurality of first passive components between the first stack layer and the second stack layer.

6. A method of manufacture of a stacked integrated circuit package system comprising:

forming a first stack layer having a first integrated circuit die on a first substrate;

forming a second stack layer having a second integrated circuit die on a second substrate;

connecting a first passive component for providing a direct mechanical connection between the second substrate and the first integrated circuit die, wherein the first passive component is in a package having a predetermined thickness to separate the second stack layer and the first stack layer by the predetermined thickness;

electrically connecting the first integrated circuit die and the first substrate; and

electrically connecting the second substrate and the first substrate.

7. The method as claimed in claim 6 wherein forming the second stack layer includes mounting a third integrated circuit die and a second passive component on the second substrate.

8. The method as claimed in claim 6 wherein forming the second stack layer includes providing the second integrated circuit die packaged in a ball grid array package.

9. The method as claimed in claim 6 wherein forming the second stack layer includes attaching a bond wire between the second integrated circuit die and the second substrate.

10. The method as claimed in claim 6 wherein forming the second stack layer having the second integrated circuit die includes encapsulating the second integrated circuit die.

11. A stacked integrated circuit package system comprising:

a first stack layer having a first integrated circuit die on a first substrate;

a second stack layer having a second integrated circuit die on a second substrate; and

a first passive component for providing a direct mechanical connection between the second substrate and the first integrated circuit die, wherein the first passive component is in a package having a predetermined thickness for separating the second stack layer and the first stack layer by the predetermined thickness.

12. The system as claimed in claim 11 wherein the first passive component comprises:

the first passive component having a first terminal and a second terminal; and

a matrix of electrical connections with the first terminal and the second terminal between the first stack layer and the second stack layer, both electrically connected to the first stack layer, or both electrically connected to the second stack layer.

13. The system as claimed in claim 11 further comprising a circuit network with a plurality of first passive components for the first stack layer.

14. The system as claimed in claim 11 further comprising a circuit network with a plurality of first passive components for the second stack layer.

15. The system as claimed in claim 11 further comprising a circuit network with a plurality of first passive components between the first stack layer and the second stack layer.

16. The system as claimed in claim 11 wherein:

the first stack layer has the first integrated circuit die on the first substrate with a first metal layer;

the second stack layer has the second integrated circuit die on the second substrate with a second metal layer;

the first passive component for separating the second stack layer and the first stack layer includes pre-packaged discrete passive components; and

further comprising:

a first interconnect between the first integrated circuit die and the first substrate; and

a second interconnect between the second substrate and the first substrate.

17. The system as claimed in claim 16 wherein the second stack layer includes a third integrated circuit die and a second passive component on the second substrate.

18. The system as claimed in claim 16 wherein the second stack layer includes the second integrated circuit die packaged in a ball grid array package.

19. The system as claimed in claim 16 wherein the second stack layer includes a bond wire between the second integrated circuit die and the second substrate.

20. The system as claimed in claim 16 wherein the second stack layer having the second integrated circuit die includes a glob top to cover the second integrated circuit die.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0301. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Aug 31, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064913/0352 →
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052907/0650 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0301 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 12, 2011
From: CABLAO, PHILIP LYNDON; FILOTEO, DARIO S., JR.; MERILO, LEO A.; ESPIRITU, EMMANUEL; ABINAN, RACHEL LAYDA; ILAGAN, ALLAN
To: STATS CHIPPAC LTD.
Reel/Frame 026580/0706 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 15, 2006
From: CABLAO, PHILIP LYNDON; FILOTEO, JR., DARIO S.; MERILO, LEO A.; ESPIRITU, EMMANUEL; ABINAN, RACHEL LAYDA; ILAGAN, ALLAN
To: STATS CHIPPAC LTD.
Reel/Frame 017307/0861 →