IP Library Granted Patent US 7,795,670
Granted Patent B2
US 7,795,670 · App. 11/279,637 · Granted Sep 14, 2010

Semiconductor device and method for fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,795,670
App. No.
11/279,637
Granted
Sep 14, 2010
Kind
B2
Abstract

The semiconductor device includes an active region, a recess channel region, a storage node junction region, a gate insulating film, and a gate electrode. The active region is defined by a device isolation structure formed in a semiconductor substrate, wherein a lower part of sidewalls of the active region is recessed. The recess channel is formed in the semiconductor substrate under the active region, wherein the recess channel has a vertical channel region and a horizontal channel region. The storage node junction region is formed over the device isolation structure and the semiconductor substrate. The gate insulating film is formed over the active region including the recess channel region. The gate electrode is formed over the gate insulating film to fill up the recess channel region.

Claims (8)

1. A semiconductor device comprising:

a device isolation structure formed in a semiconductor substrate to define an active region, wherein an upper sidewall of the device isolation structure is sloped toward the active region and a lower sidewall of the device isolation structure is sloped away from the active region;

a trench formed in the active region, wherein the trench includes a lower portion and an upper portion, the lower portion being wider than the upper portion;

a recess channel region formed in the semiconductor substrate in the active region between the trench and the device isolation structure, wherein a thickness of an upper portion of the active region between the upper portion of the trench and the device isolation structure is greater than a thickness of a lower portion of the active region between the upper portion of the trench and the device isolation structure;

a storage node junction region formed over the device isolation structure and the semiconductor substrate;

a gate insulating film formed over the active region including the sidewalls of the trench; and

a gate electrode formed over the gate insulating film to fill up the trench.

2. The semiconductor device according to claim 1 , wherein a thickness of the storage node junction region over the device isolation structure is equal to or less than that of the storage node junction region over the semiconductor substrate.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE IS HYNIX SEMICONDUCTOR INC. NOT HYNIX-SEMICONDUCTOR INC. THERE IS NO HYPHEN IN THE NAME. PREVIOUSLY RECORDED ON REEL 67328 FRAME 814. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded May 14, 2024
From: HYNIX SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067412/0482 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067369/0832 →
CHANGE OF NAME Recorded May 6, 2024
From: HYNIX-SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067328/0814 →