IP Library Granted Patent US 7,598,549
Granted Patent B2
US 7,598,549 · App. 11/299,731 · Granted Oct 6, 2009

Semiconductor device having a silicon layer in a gate electrode

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,598,549
App. No.
11/299,731
Granted
Oct 6, 2009
Kind
B2
Abstract

A CMOS device includes a silicon substrate, a gate insulating film, and a gate electrode including a silicon layer doped with boron and phosphorous, a tungsten nitride layer and a tungsten layer. A ratio of a maximum boron concentration to a minimum boron concentration in a boron concentration profile across the thickness of the silicon layer is not higher than 100. The CMOS device has a lower NBTI (Negative Bias Temperature Instability) degradation.

Claims (13)

1. A semiconductor device comprising:

a semiconductor substrate;

a gate insulating film formed on said semiconductor substrate; and

a gate electrode including a silicon layer as a bottom layer formed on said gate insulating film, said silicon layer being doped with phosphorous and boron,

wherein a ratio of a maximum boron concentration to a minimum boron concentration in a boron concentration profile across a thickness of said silicon layer is not higher than 100, and

wherein said gate electrode has a round bottom edge.

2. The semiconductor device according to claim 1 , wherein said silicon layer is of an n-type, and

wherein a difference in said silicon layer between a dosage of phosphorous per unit thickness and a dosage of boron per unit thickness is not less than 1×10 20 cm −3 .

3. The semiconductor device according to claim 1 , wherein said semiconductor device includes complementary metal-oxide-semiconductor field effect transistors (CMOS FETs).

4. The semiconductor device according to claim 1 , wherein said silicon layer comprises a dosage of the phosphorous equal to or less than 3×10 15 cm −2 .

5. The semiconductor device according to claim 1 , wherein said ratio of said maximum boron concentration to said minimum boron concentration in said boron concentration profile across said thickness of said silicon layer is not less than 80.

6. The semiconductor device according to claim 1 , wherein said ratio of said maximum boron concentration to said minimum boron concentration in said boron concentration profile across said thickness of said silicon layer is characteristic of a ratio of a maximum boron concentration to a minimum boron concentration in a boron concentration profile across a thickness of an n-polysilicon layer without a doping of the phosphorous.

7. The semiconductor device according to claim 1 , wherein a boron concentration is uniform in said boron concentration profile across said thickness of said silicon layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 4, 2018
From: RAMBUS INC.
To: HEFEI RELIANCE MEMORY LIMITED
Reel/Frame 045984/0845 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 20, 2013
From: ELPIDA MEMORY, INC.
To: RAMBUS INC.
Reel/Frame 030049/0831 →