IP Library Granted Patent US 7,818,720
Granted Patent B2
US 7,818,720 · App. 11/338,252 · Granted Oct 19, 2010

System and method for control logic code reordering based on stochastic execution time information

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,818,720
App. No.
11/338,252
Granted
Oct 19, 2010
Kind
B2
Abstract

A method, computer program product, and data processing system for performing automated optimization of a control processing flow containing Boolean conditional expressions is disclosed. Each conditional expression is profiled using a representative set of test vectors to determine the probabilities of individual conditions and combinations of conditions in the expression. Next, the expression is restructured or reordered, including selective computation of subexpressions, based on the probability information, so as to maximize the probability of a short-circuit termination of evaluation of the expression and/or to minimize the statistical execution time of the expression. This process is performed for all Boolean conditional expressions related to the control processing flow.

Claims (26)

1. A computer-executed method comprising:

profiling execution of a control processing flow to obtain empirical information regarding a plurality of Boolean conditions associated with execution of the control processing flow; and

transforming Boolean condition evaluation code within the control processing flow to obtain improved code, the transforming comprising rearranging an order in which the plurality of Boolean conditions are tested, wherein the improved code is improved with respect to a performance heuristic that is estimated using the empirical information.

2. The method of claim 1 , wherein the empirical information comprises probabilities of the Boolean conditions being true or false during execution of the control processing flow.

3. The method of claim 1 , wherein the heuristic estimates statistical execution time, wherein the statistical execution time is derived from average execution time or from variance of execution time.

4. The method of claim 1 , wherein the Boolean condition evaluation code evaluates a conjunctive Boolean expression.

5. The method of claim 1 , wherein the Boolean condition evaluation code evaluates a disjunctive Boolean expression.

6. The method of claim 1 , wherein the Boolean condition evaluation code is transformed such that an estimated likelihood of short circuit Boolean evaluation in the improved code is greater than an estimated likelihood of short circuit Boolean evaluation in the Boolean condition evaluation code, and wherein the estimated likelihood of short circuit Boolean evaluation in the improved code that the estimated likelihood of short circuit Boolean evaluation in the Boolean condition evaluation code are estimated from the empirical information.

7. A computer program product stored in a tangible computer-readable medium, comprising functional descriptive material that, when executed by a computer, directs the computer to perform actions that include:

obtaining empirical information regarding a plurality of Boolean conditions associated with execution of a control processing flow; and

transforming Boolean condition evaluation code within the control processing flow to obtain improved code, the transforming comprising rearranging an order in which the plurality of Boolean conditions are tested, wherein the improved code is improved with respect to a performance heuristic that is estimated using the empirical information.

8. The computer program product of claim 7 , wherein the empirical information comprises probabilities of the Boolean conditions being true or false during execution of the control processing flow.

9. The computer program product of claim 7 , wherein the empirical information is obtained by profiling execution of the control processing flow.

10. The computer program product of claim 7 , wherein the empirical information is obtained from storage.

11. The computer program product of claim 7 , wherein the heuristic estimates statistical execution time, wherein the statistical execution time is derived from average execution time or from variance of execution time.

12. The computer program product of claim 7 , wherein the Boolean condition evaluation code evaluates a conjunctive Boolean expression.

13. The computer program product of claim 7 , wherein the Boolean condition evaluation code evaluates a disjunctive Boolean expression.

14. The computer program product of claim 7 , wherein the Boolean condition evaluation code is transformed such that an estimated likelihood of short circuit Boolean evaluation in the improved code is greater than an estimated likelihood of short circuit Boolean evaluation in the Boolean condition evaluation code, and wherein the estimated likelihood of short circuit Boolean evaluation in the improved code that the estimated likelihood of short circuit Boolean evaluation in the Boolean condition evaluation code are estimated from the empirical information.

15. A data processing system comprising:

at least one processor;

at least one storage system associated with the at least one processor;

a set of instructions in the at least one storage system, wherein the set of instructions is executed by the at least one processor to perform actions that include:

obtaining empirical information regarding a plurality of Boolean conditions associated with execution of a control processing flow; and

transforming Boolean condition evaluation code within the control processing flow to obtain improved code, the transforming comprising rearranging an order in which the plurality of Boolean conditions are tested, wherein the improved code is improved with respect to a performance heuristic that is estimated using the empirical information.

16. The data processing system of claim 15 , wherein the heuristic estimates statistical execution time, wherein the statistical execution time is derived from average execution time or from variance of execution time.

17. The data processing system of claim 15 , wherein the Boolean condition evaluation code is transformed such that an estimated likelihood of short circuit Boolean evaluation in the improved code is greater than an estimated likelihood of short circuit Boolean evaluation in the Boolean condition evaluation code, and wherein the estimated likelihood of short circuit Boolean evaluation in the improved code that the estimated likelihood of short circuit Boolean evaluation in the Boolean condition evaluation code are estimated from the empirical information.

Assignments (22)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Jan 12, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 041354/0148 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040652/0180 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0225 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Mar 15, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 024085/0001 →
SECURITY AGREEMENT Recorded Feb 2, 2007
From: FREESCALE SEMICONDUCTOR, INC.; FREESCALE ACQUISITION CORPORATION; FREESCALE ACQUISITION HOLDINGS CORP.; FREESCALE HOLDINGS (BERMUDA) III, LTD.
To: CITIBANK, N.A. AS COLLATERAL AGENT
Reel/Frame 018855/0129 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2006
From: GAN, KIM-CHYAN; PESSOA, LUCIO; SU, WEN W.
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 017511/0243 →