IP Library Granted Patent US 7,256,485
Granted Patent B2
US 7,256,485 · App. 11/350,889 · Granted Aug 14, 2007

Semiconductor device having bonding pad of the first chip thicker than bonding pad of the second chip

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,256,485
App. No.
11/350,889
Granted
Aug 14, 2007
Kind
B2
Abstract

To provide a semiconductor device that enables high integration degree, and a manufacturing method therefor. A multi-chip module according to an embodiment of the present invention includes: a first semiconductor chip having a first bonding pad; a second semiconductor chip having a second bonding pad thinner than the first bonding pad; and a bonding wire connected with each of the first bonding pad and the second bonding pad, the first bonding pad being connected with a first bond side end portion of the bonding wire and the second bonding pad being connected with a second bond side end portion of the bonding wire.

Claims (23)

1. A semiconductor device, comprising:

a first semiconductor chip having a first bonding pad, the first bonding pad having a first thickness;

a second semiconductor chip having a second bonding pad, the second bonding pad having a second thickness thinner than the first thickness; and

a bonding wire connected between the first and second bonding pads.

2. The semiconductor device according to claim 1 , wherein the bonding wire is metal containing Al.

3. The semiconductor device according to claim 1 , wherein the first semiconductor chip comprises an output chip, and the second semiconductor chip comprises a control circuit chip.

4. The semiconductor device according to claim 3 , wherein the first semiconductor chip includes a power MOS transistor.

5. The semiconductor device according to claim 1 , wherein an external force applied to the second bonding pad upon bonding the second bonding pad to the bonding wire is smaller than an external force applied to the first bonding pad upon bonding the first bonding pad to the bonding wire.

6. The semiconductor device according to claim 1 , further comprising a lead frame on which the first and second semiconductor chips are mounted, respectively.

7. The semiconductor device according to claim 1 , further comprising a lead frame on which the first and second semiconductor chips are mounted, wherein the second semiconductor chip is mounted on the first semiconductor chip.

8. The semiconductor device according to claim 1 , wherein the second bonding pad is bonded to the bonding wire after the first bonding pad is bonded to the bonding wire.

9. The semiconductor device according to claim 1 , wherein an end of the bonding wire at the second bonding pad side has a structure which is torn off.

10. The semiconductor device according to claim 1 , further comprising a substrate,

wherein the first semiconductor chip is mounted on the substrate, the first semiconductor chip further comprises a first circuit wiring line thereon, and the first circuit wiring line has the first thickness;

wherein a second semiconductor chip is mounted on the substrate, the second semiconductor chip further comprises a plurality of second circuit wiring lines thereon, and the plurality of second circuit wiring lines have the second thickness thinner than the first thickness.

11. The semiconductor device according to claim 10 , wherein the first semiconductor chip includes a power MOS transistor and the second semiconductor chip comprises a control circuit controlling the first semiconductor chip.

12. The semiconductor device according to claim 11 , wherein the second bonding pad is bonded to the bonding wire after the first bonding pad is bonded to the bonding wire.

13. The semiconductor device according to claim 11 , wherein an end of the bonding wire at the second bonding pad side has a structure which is torn off.

14. The semiconductor device according to claim 13 , wherein the first semiconductor chip includes a power MOS transistor and the second semiconductor chip comprises a control circuit controlling the first semiconductor chip.

15. The semiconductor device according to claim 10 , wherein the bonding wire is bonded to the first second bonding pads with a wedge bonded method.

16. The semiconductor device according to claim 1 , further comprising a substrate;

wherein the first semiconductor chip is mounted on the substrate, the first semiconductor chip further comprises a first circuit wiring line thereon, and the first circuit wiring line has the first thickness; and

wherein a second semiconductor chip is mounted on the first semiconductor chip, the second semiconductor chip further comprises a plurality of second circuit wiring lines thereon, and the plurality of second circuit wiring lines have the second thickness thinner than the first thickness.

Assignments (3)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
CHANGE OF NAME Recorded Nov 4, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025311/0815 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 10, 2006
From: OOTA, MITSURU
To: NEC ELECTRONICS CORPORATION
Reel/Frame 017560/0259 →