IP Library Granted Patent US 7,349,991
Granted Patent B2
US 7,349,991 · App. 11/351,934 · Granted Mar 25, 2008

Host computer using basic input and output system to process control command received from a remote computer according to timer interrupts

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,349,991
App. No.
11/351,934
Granted
Mar 25, 2008
Kind
B2
Abstract

A technique for providing communication between two computers through a network in a way to allow one computer to control the other.

Claims (8)

1. A host computer, comprising:

a network interface to receive data packets from a control computer, the data packets including information to control one or more operations on the host computer, the network interface further to transmit data packets to the control computer;

an interrupt controller to generate timer interrupts for processing the received data packets and the transmitted data packets at a timer interrupt frequency; and

a memory including a basic input and output system (BIOS), the BIOS to determine whether a data packet has been received from the control computer during a time interval between a first timer interrupt and a second timer interrupt, and if a data packet has been received, the BIOS further to unpacketize the received data packet.

2. The computer of claim 1 , wherein the BIOS is further to determine an intended device for the received data packet.

3. The computer of claim 1 , wherein if a data packet was not received during the time interval, the BIOS is to packetize data to transmit to the control computer.

4. The computer of claim 1 , wherein the interrupt controller is coupled with timer logic, and wherein the BIOS is further to control the timer logic to adjust the timer interrupt frequency.

5. The computer of claim 4 , wherein the BIOS is to control the timer logic to adjust the timer interrupt frequency based on a data flow rate.

Assignments (9)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 4, 2013
From: INTEL CORPORATION
To: MICRON TECHNOLOGY, INC.
Reel/Frame 030747/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 17, 2006
From: KHANNA, RAHUL; NATU, MAHESH S.
To: INTEL CORPORATION
Reel/Frame 017350/0988 →