IP Library Granted Patent US 7,668,978
Granted Patent B1
US 7,668,978 · App. 11/357,515 · Granted Feb 23, 2010

Method and system for storing frames in networks

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,668,978
App. No.
11/357,515
Granted
Feb 23, 2010
Kind
B1
Abstract

Method and system for an adapter operationally coupled to a host system and a network is provided. The adapter includes an internal memory that can be configured in a first mode to operate as a dedicated random access memory used by a main processor of the adapter; or configured in a second mode to operate both as a random access memory used by the main processor and also used for storing information received from the network. The method includes enabling the second mode of the internal memory so that the internal memory is configured to operate both as random access memory for the main processor and for storing information received from the network.

Claims (28)

1. An adapter operationally coupled to a host computing system and a network, the adapter comprising:

a main processor having access to an internal memory, wherein the internal memory is selectably configurable to operate in a first mode and a second mode, the mode of operation being determined by the main processor depending on a length of a link used by the adapter for network communication,

wherein in the first mode, using a first clock, the internal memory operates exclusively as a dedicated random access memory for the main processor, and in the second mode, using a second clock, a first portion of the internal memory operates as a random access memory used by the main processor and a second portion of the internal memory operates as a memory buffer for storing information received from the network; and

wherein the information received from the network is stored in the second portion of the internal memory, if the second mode is enabled.

2. The adapter of claim 1 , wherein the second mode is a Buffer Plus Mode that is set by the main processor by setting a register bit in a register.

3. The adapter of claim 2 , wherein the register is a part of a receive frame buffer that is used to process information received from the network.

4. The adapter of claim 1 , wherein the random access memory available to the main processor in the first mode is greater than the random access memory available to the main processor in the second mode.

5. The adapter of claim 1 being a host bus adapter operating in a storage area network.

6. The adapter of claim 5 , wherein a Fibre Channel protocol manager receives incoming frames and operates at a clock different from a main processor clock.

7. A network system, comprising:

a host computing system;

an adapter operationally coupled to the host computing system, wherein the adapter includes a main processor haying access to an internal memory, wherein the internal memory is selectably configurable to operate in a first mode and a second mode, the mode of operation being determined by the main processor depending on a length of a link used by the adapter for network communication,

wherein in the first mode, using a first clock, the internal memory operates exclusively as a dedicated random access memory for the main processor, and in the second mode, using a second clock, a first portion of the internal memory operates as a random access memory used by the main processor and a second portion of the internal memory operates as a memory buffer for storing information received from the network; and

wherein the information received from the network is stored in the second portion of the internal memory, if the second mode is enabled.

8. The system of claim 7 wherein the second mode is a Buffer Plus Mode that is set by the main processor by setting a register bit in a register.

9. The system of claim 8 , wherein the register is a part of a receive frame buffer that is used to process information received from the network.

10. The system of claim 7 , wherein the random access memory available to the main processor in the first mode is greater than the random access memory available to the main processor in the second mode.

11. The system of claim 7 being a host bus adapter operating in a storage area network.

12. The system of claim 11 , wherein a Fibre Channel protocol manager receives incoming frames and operates at a clock different from a main processor clock.

13. A method for storing information received from a network, comprising:

configuring an internal memory of an adapter operationally coupled to a host system and the network, to operate in a first mode or a second mode, where in the first mode, using a first clock, the internal memory operates exclusively as a random access memory for a main processor of the adapter; and where in the second mode, using a second clock, a first portion of the internal memory operates as a random access memory for the main processor and a second portion of the internal memory operates as a buffer for storing information received from the network; wherein the first mode and the second mode of operation is set by the main processor of the adapter based on a length of a link used by the adapter for network communication;

receiving information from the network; and

storing the information in the second portion of the internal memory, if the second mode is enabled.

14. The method of claim 13 , wherein the second mode is a Buffer Plus Mode that is set by the main processor by setting a register bit in a register.

15. The method of claim 14 , wherein the register is a part of a receive frame buffer that is used to process information received from the network.

16. The method of claim 13 , wherein the random access memory available to the main processor in the first mode is greater than the random access memory available to the main processor in the second mode.

17. The method of claim 13 , wherein the adapter is a host bus adapter operating in a storage area network.

18. The method of claim 17 , wherein a Fibre Channel protocol manager receives incoming frames and operates at a clock different from a main processor clock.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2020
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE, LTD.
Reel/Frame 053179/0320 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 17, 2020
From: CAVIUM, LLC
To: CAVIUM INTERNATIONAL
Reel/Frame 051948/0807 →
CHANGE OF NAME Recorded Oct 8, 2018
From: CAVIUM, INC.
To: CAVIUM, LLC
Reel/Frame 047205/0953 →
RELEASE OF SECURITY INTEREST Recorded Jul 6, 2018
From: JP MORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: CAVIUM, INC; CAVIUM NETWORKS LLC; QLOGIC CORPORATION
Reel/Frame 046496/0001 →
MERGER Recorded Oct 18, 2017
From: QLOGIC CORPORATION
To: CAVIUM, INC.
Reel/Frame 044812/0504 →
SECURITY AGREEMENT Recorded Mar 1, 2017
From: QLOGIC CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 041854/0119 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 17, 2006
From: KWAK, DAVID T.; KHWAJA, ALI A.; ALSTON, JERALD K.
To: QLOGIC CORPORATION
Reel/Frame 017600/0662 →