IP Library Granted Patent US 7,605,450
Granted Patent B2
US 7,605,450 · App. 11/359,544 · Granted Oct 20, 2009

High frequency arrangement

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,605,450
App. No.
11/359,544
Granted
Oct 20, 2009
Kind
B2
Abstract

A high frequency arrangement is provided that includes an integrated high frequency circuit, a first bond pad, which is electrically connected by a first electrical supply line, in particular a bond wire and/or a solder bump, to a housing terminal and/or another circuit, wherein the first bond pad adjoins a dielectric so that the first bond pad forms a first capacitance with the dielectric and an electrically conductive region of the integrated high-frequency circuit, and the first capacitance and the first supply line, which has an inductance, influence a (tuned) first resonant frequency associated with the high-frequency circuit.

Claims (17)

1. A high frequency arrangement comprising:

an integrated high frequency circuit operating at a given operating frequency;

a first bond pad being electrically connected by a first electrical supply line having an inductance to a housing terminal and/or another circuit, the first electrical supply line being a bond wire or a solder bump; and

a dielectric that adjoins the first bond pad so that the first bond pad forms a first capacitance with the dielectric and an electrically conductive region of the integrated high-frequency circuit, wherein the first capacitance and the first supply line provide a first resonant frequency associated with the high-frequency circuit at a value substantially equal to the operating frequency of the high-frequency circuit.

2. The high frequency arrangement according to claim 1 , further comprising a second bond pad being electrically connected in parallel to the housing terminal and/or the additional circuit by a second supply line, the second bond pad being conductively connected to the electrically conductive region.

3. The high frequency arrangement according to claim 1 , further comprising a third bond pad being electrically connected in parallel to the housing terminal and/or the additional circuit by a third supply line having an inductance, wherein the third bond pad adjoins a dielectric so that the third bond pad forms a second capacitance with the dielectric and an electrically conductive region of the integrated high-frequency circuit, and wherein the second capacitance and the third supply line provide a second resonant frequency associated with the high-frequency circuit in the vicinity of the operating frequency of the high-frequency circuit but different from the first resonant frequency.

4. The high frequency arrangement according to claim 3 , further comprising additional parallel circuits formed of additional supply lines and additional bond pads adjoining dielectrics, which provide additional resonant frequencies.

5. The high frequency arrangement according to claim 3 , wherein the first capacitance has a different geometry or a different surface area than the second capacitance.

6. The high frequency arrangement according to claim 1 , wherein the conductive region is conductively connected to a semiconductor region of an active integrated component of the integrated high-frequency circuit or to an emitter of a high-frequency bipolar transistor or of a high-frequency tetrode.

7. The high frequency arrangement according to claim 2 , wherein at least the second supply line forms a negative feedback for the integrated high frequency circuit, which is reduced for at least the first resonant frequency.

8. The high frequency arrangement according to claim 1 , wherein the dielectric has silicon dioxide and has a thickness less than 100 nm.

9. The high frequency arrangement according to claim 1 , wherein the conductive region has a metal.

10. A high frequency arrangement comprising:

a high frequency circuit operating at a given operating frequency, the high frequency circuit being provided on a semiconductor chip that is connected to a housing terminal and/or an additional circuit by an electrical supply line having an inductance, the electrical supply line being a bond wire or a solder bump; and

a series-resonant circuit being connected in parallel with the electrical supply line and providing a resonant frequency substantially equal to an operating frequency of the high-frequency circuit.

11. The high frequency arrangement according to claim 1 , wherein the high frequency arrangement is provided in a radar system, a radio communications system, or a mobile telephony system.

12. The high frequency arrangement according to claim 1 , wherein the dielectric has silicon dioxide and has a thickness less than 50 nm.

Assignments (11)
RELEASE OF SECURITY INTEREST Recorded Mar 9, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059358/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 28, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: ATMEL CORPORATION
Reel/Frame 059262/0105 →
RELEASE OF SECURITY INTEREST Recorded Feb 25, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059333/0222 →
SECURITY INTEREST Recorded Sep 18, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 047103/0206 →
SECURITY INTEREST Recorded Jun 25, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 046426/0001 →
SECURITY INTEREST Recorded Feb 10, 2017
From: ATMEL CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 041715/0747 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT COLLATERAL Recorded Apr 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: ATMEL CORPORATION
Reel/Frame 038376/0001 →
PATENT SECURITY AGREEMENT Recorded Jan 3, 2014
From: ATMEL CORPORATION
To: MORGAN STANLEY SENIOR FUNDING, INC. AS ADMINISTRATIVE AGENT
Reel/Frame 031912/0173 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2011
From: ATMEL AUTOMOTIVE GMBH
To: ATMEL CORPORATION
Reel/Frame 026188/0250 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 9, 2009
From: ATMEL GERMANY GMBH
To: ATMEL AUTOMOTIVE GMBH
Reel/Frame 023209/0021 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 17, 2006
From: BROMBERGER, CHRISTOPH
To: ATMEL GERMANY GMBH
Reel/Frame 017491/0865 →