IP Library Granted Patent US 7,639,671
Granted Patent B2
US 7,639,671 · App. 11/369,737 · Granted Dec 29, 2009

Allocating processing resources for multiple instances of a software component

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,639,671
App. No.
11/369,737
Granted
Dec 29, 2009
Kind
B2
Abstract

Methods and corresponding systems for allocating processing resources for a number of instances (N) of a software component include determining an average processing cost (μ) and a variance (σ 2 ) for the software component. Then a processing cost for the software component is estimated as a function of N, the average processing cost (μ), and the variance (σ 2 ), and processing resources are allocated in response to the estimated processing cost. The software component can be partitioned into a number of blocks (L), wherein the L blocks include a required block and one or more optional blocks. In some embodiments in response to a total estimated processing cost exceeding an available processing value, selected optional blocks can be disabled to reduce the total estimated processing cost to a value equal to or less than the available processing value. The optional blocks can be prioritized and disabled in order of priority.

Claims (93)

1. A method for allocating processing resources for a number of instances (N) of a software component and a probability of completion (Po) comprising:

in a processing unit;

determining an average processing cost (μ) and a variance (σ 2 ) for the software component;

estimating a processing cost for the software component as a function of N, the probability of completion (Po), the average processing cost (μ), and the variance (σ 2 ); and

allocating processing resources in response to the processing cost.

2. The method for allocating processing resources according to claim 1 wherein the estimating a processing cost for the software component, and the allocating processing resources, comprises:

partitioning the software component into a number of blocks (L blocks), wherein the L blocks include at least one required block and one or more optional blocks;

determining an average processing cost (μ i ) and a variance (σ i 2 ) for each of the L blocks;

estimating an estimated processing cost (m i ) for each of the L blocks as a function of N, and the respective average processing cost (μ i ) and variance (σ i 2 ) of the L blocks; and

allocating processing resources in response to the estimated processing cost m i for each of the L blocks.

3. The method for allocating processing resources according to claim 2 wherein the estimating an estimated processing cost (m i ) for each of the L blocks comprises:

computing a scaling factor (α) that is a function of N and the probability of completion (P 0 ) of the L blocks; and

estimating an estimated processing cost (m i ) for each of the L blocks as a function of N, the probability of completion (P 0 ), and the respective average processing cost (μ i ) and variance (σ i 2 ) for each of the L blocks according to the formula m i =μ i +α·σ i .

4. The method for allocating processing resources according to claim 3 further comprising selecting the probability of completion (P 0 ) to achieve a quality of service (QoS) level.

5. The method for allocating processing resources according to claim 3 wherein the computing a scaling factor (α) that is a function of N and the probability of completion (P 0 ) comprises computing the scaling factor (α) according to the formula

α

=

2

erf

-

1

(

2

·

P

0

-

1

)

N

.

6. The method for allocating processing resources according to claim 2 wherein the allocating processing resources comprises:

adding the estimated processing cost m i for each of the L blocks in each of the N software components to compute a total estimated processing cost for the N software components;

comparing the total estimated processing cost to an available processing value; and

in response to the total estimated processing cost exceeding the available processing value, disabling selected optional blocks to reduce the total estimated processing cost to a value equal to or less than the available processing value.

7. The method for allocating processing resources according to claim 6 wherein disabling selected optional blocks comprises:

prioritizing the optional blocks; and

disabling a selected lower priority optional block before disabling a selected higher priority optional block.

8. The method for allocating processing resources according to claim 2 wherein the partitioning the software component into a number of blocks (L blocks), wherein the L blocks include at least one required block and one or more optional blocks comprises partitioning an echo canceller software component into L blocks, wherein the L blocks includes a required echo cancelling block and one or more optional quality-enhancing blocks.

9. The method for allocating processing resources according to claim 2 further comprising updating the average processing cost (μ i ) and variance (σ i 2 ) for one or more of the L blocks based upon measurements in a preceding time window.

10. A system for allocating processing resources for a number of instances (N) of a software component and a probability of completion (Po) comprising:

a data memory for storing data associated with the N instances of the software component; and

a processing unit coupled to the data memory, wherein the processing unit and the data memory are cooperatively operable for executing the N instances of the software component, and for:

estimating an estimated processing cost for the software component as a function of N, the probability of completion (Po), an average processing cost (μ) and a variance (σ 2 ) for the software component; and

allocating processing resources in response to the estimated processing cost.

11. The system for allocating processing resources according to claim 10 wherein the software component is partitioned into a number of blocks (L blocks), wherein the L blocks include at lest one required block and one or more optional blocks, and wherein the processing unit and the data memory are further cooperatively operable for:

estimating a processing cost (m i ) for each of the L blocks as a function of N, and a respective average processing cost (μ i ) and a variance (σ i 2 ) of each of the L blocks; and

allocating processing resources in response to the estimated processing cost m i of the L blocks.

12. The system for allocating processing resources according to claim 11 wherein the processing unit and the data memory are further cooperatively operable for:

computing a scaling factor (α) that is a function of N and the probability of completion (P 0 ) of the L blocks; and

estimating an estimated processing cost (m i ) for each of the L blocks as a function of N, the probability of completion (P 0 ), and the respective average processing cost (μ i ) and variance (σ i 2 ) for each of the L blocks according to the formula m i =μ i +α·σ i .

13. The system for allocating processing resources according to claim 12 wherein the probability of completion (P 0 ) is selected to achieve a quality of service (QoS) level.

14. The system for allocating processing resources according to claim 12 wherein the processing unit and the data memory are further cooperatively operable for computing the scaling factor (α) according to the formula

α

=

2

erf

-

1

(

2

·

P

0

-

1

)

N

.

15. The system for allocating processing resources according to claim 11 wherein the processing unit and the data memory are further cooperatively operable for:

adding the estimated processing cost m i for each of the L blocks in each of the N software components to compute a total estimated processing cost for the N software components;

comparing the total estimated processing cost to an available processing value; and

in response to the total estimated processing cost exceeding the available processing value, disabling selected optional blocks to reduce the total estimated processing cost to a value equal to or less than the available processing value.

16. The system for allocating processing resources according to claim 15 wherein the processing unit and the data memory are further cooperatively operable for:

prioritizing the optional blocks; and

disabling a selected lower priority optional block before disabling a selected higher priority optional block.

17. The system for allocating processing resources according to claim 11 wherein the software component comprises an echo cancelling software component, and wherein the L blocks include a required echo cancelling block and one or more optional quality-enhancing blocks.

18. The system for allocating processing resources according to claim 11 wherein the processing unit and the data memory are further cooperatively operable for updating the average processing cost (μ i ) and variance (σ i 2 ) for one or more of the L blocks based upon measurements in a preceding time window.

19. A method for allocating processing resources for a number of instances (N) of a software component and a probability of completion (Po) comprising:

in a processing unit;

partitioning the software component into a number of blocks (L blocks), wherein the L blocks include at least one required block and one or more optional blocks;

determining an average processing cost (μ i ) and a variance (σ i 2 ) for each of the L blocks;

computing a scaling factor (α) that is a function of N and the probability of completion (P 0 ) of the L blocks;

estimating an estimated processing cost (m i ) for each of the L blocks as a function of α, and the respective average processing cost (μ i ) and variance (σ i 2 ) of the L blocks; and

allocating processing resources in response to the estimated processing cost m i for each of the L blocks.

20. The method for allocating processing resources according to claim 19 comprising:

adding the estimated processing cost m i of each of the L blocks in each of the N software components to compute a total estimated processing cost for the N software components;

comparing the total estimated processing cost to an available processing value; and

in response to the total estimated processing cost exceeding the available processing value, disabling selected optional blocks to reduce the total estimated processing cost to be equal to or less than the available processing value.

Assignments (30)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Jan 12, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 041354/0148 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040652/0180 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0225 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Feb 2, 2007
From: FREESCALE SEMICONDUCTOR, INC.; FREESCALE ACQUISITION CORPORATION; FREESCALE ACQUISITION HOLDINGS CORP.; FREESCALE HOLDINGS (BERMUDA) III, LTD.
To: CITIBANK, N.A. AS COLLATERAL AGENT
Reel/Frame 018855/0129 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 7, 2006
From: ZWERNEMANN, BRAD L.; DYBA, ROMAN A.; HE, PERRY P.; PESSOA, LUCIO F.C.
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 017660/0236 →