IP Library Granted Patent US 7,199,663
Granted Patent B2
US 7,199,663 · App. 11/409,311 · Granted Apr 3, 2007

Use of analog-valued floating-gate transistors for parallel and serial signal processing

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,199,663
App. No.
11/409,311
Granted
Apr 3, 2007
Kind
B2
Abstract

Analog-valued floating-gate transistors are used as trimmable circuit components for modifying and/or controlling the gain, phase, offset, frequency response, current consumption, and/or transfer function of signal pathways in parallel and/or serial processing circuits in radio frequency, analog, or mixed-signal integrated circuits.

Claims (9)

1. An circuit, comprising:

a signal input node;

a signal output node;

a transistor having a source, a drain, and a floating gate, the drain of the transistor configured for electrical coupling to said signal output node, and the floating gate of the transistor configured for electrical coupling to said input; and

a trimmable MOS resistor coupled between the drain and floating gate of the transistor, the trimmable MOS resistor having a MOS floating gate and providing a variable resistance value based on an amount of electrical charge stored on said MOS floating gate.

2. The circuit of claim 1 , wherein the transistor is double polysilicon device.

3. The circuit of claim 1 , wherein the floating gate of the transistor and the MOS floating gate are coupled together at a common floating gate, the trimmable MOS resistor including a readout transistor and a tunneling junction which are configured to remove charge from and/or add charge to the common floating.

4. The circuit of claim 1 , wherein trimmable MOS resistor is a MOSFET configured to operate in a saturated mode.

5. The circuit of claim 1 , further including a second transistor coupled between the output node and a supply voltage.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 8, 2010
From: VIRAGE LOGIC CORPORATION; VL C.V.; ARC CORES LIMITED; ARC INTERNATIONAL I.P., INC.; ARC INTERNATIONAL INTELLECTUAL PROPERTY, INC.; ARC INTERNATIONAL LIMITED, FORMERLY ARC INTERNATIONAL PLC; ARC INTERNATIONAL (UK) LIMITED
To: SYNOPSYS, INC.
Reel/Frame 025105/0907 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 6, 2008
From: IMPINJ, INC.
To: VIRAGE LOGIC CORPORATION
Reel/Frame 021637/0351 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 21, 2006
From: DIORIO, CHRISTOPHER J.; HUMES, TODD E.; OLIVER, RONALD A.; COLLERAN, WILLIAM T.; COOPER, SCOTT A.
To: IMPINJ, INC.
Reel/Frame 017815/0681 →