IP Library › Patent Application 11424076
Patent Application
App. No. 11/424,076

SEMICONDUCTOR STRUCTURE INCLUDING ISOLATION REGION WITH VARIABLE LINEWIDTH AND METHOD FOR FABRICATION THEROF

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
11/424,076
Abstract

A semiconductor structure includes a base semiconductor substrate having a doped region located therein, and an epitaxial region located over the doped region. The semiconductor structure also includes a final isolation region located with the doped region and the epitaxial region. The final isolation region has a greater linewidth within the doped region than within the epitaxial region. A method for fabricating the semiconductor structure provides for forming the doped region prior to the epitaxial region. The doped region may be formed with reduced well implant energy and reduced lateral straggle. The final isolation region with the variable linewidth provides a greater effective isolation depth than an actual trench isolation depth.

Claims (11)

1 . A method for fabricating a semiconductor structure comprising:

(a) forming a sacrificial filler layer within a doped region within a semiconductor substrate;

(b) forming an epitaxial layer upon the semiconductor substrate and the sacrificial filler layer;

(c) patterning the epitaxial layer over the sacrificial filler layer to provide an aperture, the aperture having a linewidth less than the sacrificial filler layer;

(d) etching the sacrificial filler layer to form an enlarged aperture; and

(e) forming a final isolation region within the enlarged aperture, wherein the foregoing steps (a)-(e) provide:

the semiconductor substrate comprising a base semiconductor region, the doped region located over the base semiconductor region and the epitaxial layer located over the doped region; and

the final isolation region located within the doped region and the epitaxial layer, where the final isolation region has a greater linewidth within the doped region than within the epitaxial layer.

2 . The method of claim 1 wherein the etching the sacrificial filler layer provides the enlarged aperture with an inverted “T” shape.

3 . The method of claim 1 wherein etching the sacrificial filler layer provides the enlarged aperture with a wider linewidth within the doped region than within the epitaxial layer.

4 . The method of claim 1 wherein the forming the final isolation region within the doped region provides for forming the final isolation region within a laterally adjoining pair of doped regions of different polarity.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 19, 2007
From: INFINEON TECHNOLOGIES NORTH AMERICA CORP.
To: INFINEON TECHNOLOGIES AG
Reel/Frame 020130/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE CONVEYING PARTIES: SHOULD BE: ZHAO LUN 05/08/2006 YUNG FU CHONG 05/08/2006 PREVIOUSLY RECORDED ON REEL 017781 FRAME 0408. ASSIGNOR(S) HEREBY CONFIRMS THE COVER SHEET EXECUTED PATENT ASSIGNMENT FORM. Recorded Jul 5, 2006
From: LUN, ZHAO; CHONG, YUNG FU
To: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.
Reel/Frame 017877/0845 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 14, 2006
From: LUO, ZHIJIONG; NG, HUNG Y.; ROVEDO, NIVO; NGUYEN, PHUNG T.; WILLE, WILLIAM C.; PANDA, SIDDHARTHA
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 017781/0305 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 14, 2006
From: LUN, ZHAO
To: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.
Reel/Frame 017781/0408 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 14, 2006
From: LINDSAY, RICHARD
To: INFINEON TECHNOLOGIES NORTH AMERICA CORP.
Reel/Frame 017781/0511 →