IP Library Granted Patent US 7,663,201
Granted Patent B2
US 7,663,201 · App. 11/447,966 · Granted Feb 16, 2010

Semiconductor device with a diffusion barrier film having a spacing for stress relief of solder bump

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,663,201
App. No.
11/447,966
Granted
Feb 16, 2010
Kind
B2
Abstract

The present invention provides a semiconductor device exhibiting an improved reliability. A semiconductor device comprises a semiconductor chip having an electrode on a surface thereof and a mounting substrate, and the electrode (aluminum electrode) of the semiconductor chip is coupled to the mounting substrate through a bump (solder bump 104 ). A plurality of diffusion barrier films (UBM 112 ) for preventing a diffusion of a material composing the bump is provided between the electrode and the bump, and the diffusion barrier film is formed to have a plurality of divided portions via spacings therebetween.

Claims (10)

1. A semiconductor device, comprising:

a semiconductor chip having an electrode coupled to a mounting substrate via a bump formed on a surface thereof;

a diffusion barrier film for preventing a diffusion of a material composing said bump provided on a surface of said electrode, said diffusion barrier film being formed to have a geometry including a spacing; and

a spacing film disposed in the spacing of said diffusion barrier film, said spacing film being an insulating film.

2. The semiconductor device according to claim 1 , wherein said diffusion barrier film is formed to have a geometry, in which said diffusion barrier film is divided to be a plurality of portions, between which said spacing is disposed.

3. The semiconductor device according to claim 2 , wherein plurality of said diffusion barrier films are configured to have a maximum length in radial direction from a center of said semiconductor chip to a circumference thereof, which is shorter than maximum length in a direction perpendicular to said radial direction.

4. The semiconductor device according to claim 1 , wherein a slit, which is equivalent to said spacing, is formed in said diffusion barrier film.

5. The semiconductor device according to claim 1 , wherein said spacing film is formed of a material that is capable of preventing a diffusion of the material composing said bump.

6. The semiconductor device according to claim 5 , wherein said spacing film is formed of a material containing a main component of at least one selected from a group consisting of polyimide, SiO 2 , SiON and SiN.

7. The semiconductor device according to claim 1 , wherein the electrode of the semiconductor chip further comprises an aluminum electrode, and said mounting substrate and said semiconductor chip are electrically coupled to said bump via the aluminum electrode.

Assignments (3)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
CHANGE OF NAME Recorded Nov 4, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025311/0842 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 7, 2006
From: YAMADA, YUKIKO
To: NEC ELECTRONICS CORPORATION
Reel/Frame 017984/0444 →