IP Library Granted Patent US 8,455,350
Granted Patent B2
US 8,455,350 · App. 11/465,793 · Granted Jun 4, 2013

Integrated circuit system employing gate shield and/or ground shield

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,455,350
App. No.
11/465,793
Granted
Jun 4, 2013
Kind
B2
Abstract

A method for manufacturing an integrated circuit system that includes: forming a substrate with an active region; depositing a material over the substrate to act as an etch stop and define a source and a drain; depositing a first dielectric over the substrate; processing the first dielectric to form features within the first dielectric including a shield; and depositing fill within the features to electrically connect the shield to the source of the active region by a single process step.

Claims (14)

1. A method for manufacturing an integrated circuit system comprising:

forming a substrate with an active region;

depositing a material over the substrate to act as an etch stop and define a source and a drain;

depositing a first dielectric over the substrate;

processing the first dielectric to form features within the first dielectric including a shield; and

depositing fill within the features to electrically connect the shield to the source of the active region by a single process step.

2. The method as claimed in claim 1 further comprising:

depositing a barrier layer before depositing fill within the features.

3. The method as claimed in claim 1 further comprising:

removing excess fill while maintaining the electrical connection between the shield and the source.

4. The method as claimed in claim 1 further comprising:

forming an inductor above the shield.

5. The method as claimed in claim 1 further comprising:

configuring the shield to alter Miller capacitance, hot carrier injection occurrences, or capacitive substrate current affects on Q factor.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Nov 19, 2020
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES SINGAPORE PTE. LTD.
Reel/Frame 054481/0673 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2019
From: GLOBALFOUNDRIES SINGAPORE PTE. LTD.
To: ALSEPHINA INNOVATIONS INC.
Reel/Frame 049669/0775 →
CHANGE OF NAME Recorded Nov 20, 2018
From: CHARTERED SEMICONDUCTOR MANUFACTURING PTE. LTD.
To: GLOBALFOUNDRIES SINGAPORE PTE. LTD.
Reel/Frame 047614/0081 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 18, 2006
From: SEAH TEO LENG, XAVIER
To: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.
Reel/Frame 018142/0951 →