IP Library Granted Patent US 7,707,380
Granted Patent B2
US 7,707,380 · App. 11/541,392 · Granted Apr 27, 2010

Memories, method of storing data in memory and method of determining memory cell sector quality

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,707,380
App. No.
11/541,392
Granted
Apr 27, 2010
Kind
B2
Abstract

A method of storing data in a memory is provided, including testing a plurality of memory cells of a plurality of memory cell sectors. Each memory cell sector includes a plurality of memory cells. Each memory cell sector is classified into at least one quality class of a plurality of quality classes depending on the results of the testing of the memory cells of the respective memory cell sector. Data is stored in the memory cells of the classified memory cell sectors depending on the quality class of the respective memory cell sector.

Claims (32)

1. A method of storing data in a memory, comprising

testing a plurality of memory cells of a plurality of memory cell sectors, each memory cell sector comprising a plurality of memory cells;

classifying each memory cell sector into at least one quality class segment of a plurality of quality class segments of at least one quality class of a plurality of quality classes depending on the results of the testing of the memory cells of the respective memory cell sector; and

storing data in the memory cells of the classified memory cell sectors depending on the at least one quality class segment of the respective memory cell sector;

indicating to an operating system, which of the memory cell sectors are classified into a first one of the plurality of quality classes; and

indicating to an operating system, which of the memory cell sectors are classified into a second one of the plurality of quality classes.

2. The method according to claim 1 , wherein each one of the plurality of quality classes selected from a group of quality classes consisting of a data storage speed class, a data storage reliability class, and a data storage multilevel capability class.

3. The method according to claim 1 , further comprising using a test device integrated with the memory to perform the testing.

4. The method according to claim 1 , further comprising storing a set of flags in the memory indicating the quality class or quality classes the memory cell sectors are classified into.

5. The method according to claim 1 , further comprising initiating the testing with a format command that is provided by an operating system.

6. The method according to claim 1 , further comprising defining the plurality of quality classes with a format command that is provided by an operating system.

7. The method according to claim 1 , further comprising, as a result of a format command, indicating to an operating system the classification results of the memory cell sectors.

8. The method according to claim 1 , further comprising partitioning the memory depending on the quality classes of the memory cell sectors.

9. The method according to claim 8 , wherein the partitioning is carried out by an operating system.

10. A memory, comprising

a memory unit including a plurality of memory cell sectors, each memory cell sector comprising a plurality of memory cells;

a test device configured to test the plurality of memory cell sectors to determine which of the plurality of memory cell sectors are members of particular ones of a plurality of quality classes; and

a memory controller coupled to the memory unit and to the test device, the memory controller storing data in the memory cells of the classified memory cell sectors depending on the quality class of the respective memory cell sectors;

wherein the memory controller is configured to indicate to an operating system, which of the memory cell sectors are classified into a first one of the plurality of quality classes;

and which of the memory cell sectors are classified into a second one of the plurality of quality classes.

11. The memory according to claim 10 , wherein each one of the plurality of quality classes comprises a class selected from the group consisting of a data storage speed class, a data storage reliability class, and a data storage multilevel capability class.

12. The memory according to claim 11 , wherein the test device is configured to perform the testing in response to a format command provided by an operating system.

13. The memory according to claim 10 , further comprising a flag memory unit configured to store a set of flags indicating the quality class or quality classes the respective memory cell sectors are classified into.

14. The memory according to claim 10 , wherein the plurality of quality classes are defined by a format command that is provided by an operating system.

15. A memory, comprising:

a memory unit including a plurality of memory cell sectors; and

a test device capable of testing the plurality of memory cell sectors to determine which of the plurality of memory cell sectors are members of particular ones of a plurality of quality classes;

at least some of the plurality of quality classes selected from a group consisting of a data storage speed class, a data storage reliability class, and a data storage multilevel capability class;

wherein the test device is capable of performing the testing in response to a format command provided by an operating system.

16. The memory according to claim 15 , further comprising:

a memory controller capable of indicating to an operating system, which of the memory cell sectors are classified into a first one of the plurality of quality classes; and which of the memory cell sectors are classified into a second one of the plurality of quality classes.

17. The memory according to claim 15 , wherein the plurality of quality classes are defined by a format command provided by an operating system.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2015
From: INFINEON TECHNOLOGIES AG
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 036776/0905 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2015
From: QIMONDA AG
To: INFINEON TECHNOLOGIES AG
Reel/Frame 035623/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 24, 2009
From: QIMONDA FLASH GMBH
To: QIMONDA AG
Reel/Frame 023561/0427 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 9, 2007
From: SPIELBERG, RAINER; RICHTER, DETLEV; TAEUBER, ANDREAS; DE AMBROGGI, LUCA
To: QIMONDA FLASH GMBH & CO. KG
Reel/Frame 018730/0877 →