IP Library Granted Patent US 7,849,374
Granted Patent B1
US 7,849,374 · App. 11/546,806 · Granted Dec 7, 2010

Testing a transceiver

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,849,374
App. No.
11/546,806
Granted
Dec 7, 2010
Kind
B1
Abstract

A filter includes at least a pin diode, an inductive element, and a varactor diode coupled as a resonant circuit. The filter injects data dependent jitter into a digital data signal with a given data rate for testing a transceiver.

Claims (37)

1. An apparatus comprising:

a low pass differential filter to inject Inter Symbol Interference (“ISI”) into a digital data signal with a given data rate, wherein the low pass filter includes

a first pin diode,

a second pin diode,

a first inductive element coupled to the first in diode,

a second inductive element coupled to the second pin diode, and

a pair of varactor diodes, wherein the varactor diodes are coupled between the first and second pin diodes and the first and second pin diodes are coupled between the first and second inductive elements.

2. The apparatus of claim 1 , wherein the pin diode operates as a variable resistive element and the varactor diode operates as a variable capacitive element.

3. The apparatus of claim 1 , wherein the filter is a differential filter that operates at a signal level of approximately 400 mV peak to peak differential.

4. The apparatus of claim 1 , wherein the filter injects Inter Symbol Interference (ISI) into a digital data signal for testing of SerDes devices.

5. The apparatus of claim 1 , wherein the filter emulates transmission line characteristics for transmission line length ranging from about 6 inches to 50 inches using a fixed inductor value of 0.67 nH and about 30 inches to 90 inches using a fixed inductor value of 3.3 nH.

6. The apparatus of claim 1 , wherein the filter creates eye closure having a range of up to 50% UI at 1 Gbps and less than 50% UI at 6.4 Gbps.

7. The apparatus of claim 1 , wherein filter bandwidth is increased by lowering the capacitance of the varactor diodes.

8. The apparatus of claim 1 , wherein sharpness of signal roll-off characteristic is increased by lowering the resistance of the pin diodes.

9. The apparatus of claim 8 , wherein the resistance of the pin diodes is lowered by increasing current through the pin diodes.

10. The apparatus of claim 9 , further comprising a DC balance circuit to offset a shifting of the operating voltage across the filter caused by varying current through the pin diodes.

11. An apparatus, comprising:

a multi-stage variable low pass filter to inject Inter Symbol Interference (ISI) into a digital data Signal with a given data rate, wherein the low pass filter includes

a first pin diode,

a second pin diode,

a first inductive element coupled to the first in diode,

a second inductive element coupled to the second pin diode, and

a pair of varactor diodes, wherein the varactor diodes are coupled between the first and second pin diodes and the first and second pin diodes are coupled between the first and second inductive elements.

12. The apparatus of claim 11 , wherein the pin diodes and varactor diodes are tuned to emulate a range of transmission line length by using different inductor values.

13. The apparatus of claim 12 , wherein the pin diodes operate as variable resistive elements and the varactor diodes operate as variable capacitive elements.

14. The apparatus of claim 12 , wherein filter bandwidth is increased by lowering the capacitance of the varactor diodes.

15. The apparatus of claim 12 , wherein sharpness of signal roll-off characteristic is increased by lowering the resistance of the pin diodes.

16. The apparatus of claim 12 , wherein the resistance of the pin diodes is lowered by increasing current through the pin diodes.

17. The apparatus of claim 12 , further comprising a DC balance circuit to offset a shifting of the operating voltage across the filter caused by varying current through the pin diodes.

18. A method comprising:

using a filter to inject data dependent jitter into a digital data signal with a given data rate, the a low pass differential filter comprising

a first pin diode,

a second pin diode,

a first inductive element coupled to the first pin diode,

a second inductive element coupled to the second pin diode, and

a pair of varactor diodes, wherein the varactor diodes are coupled between the first and second pin diodes and the first and second pin diodes are coupled between the first and second inductive elements.

19. The method of claim 18 , wherein the pin diodes and varactor diodes are tuned to emulate a range of transmission line length by using different inductor values.

Assignments (10)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS, RECORDED AT REEL 047185, FRAME 0624 Recorded Mar 7, 2024
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS AGENT
To: XCERRA CORPORATION
Reel/Frame 066762/0811 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT STATEMENT THAT THIS DOCUMENT SERVES AS AN OATH/DECLARATION PREVIOUSLY RECORDED ON REEL 047185 FRAME 0628. ASSIGNOR(S) HEREBY CONFIRMS THE PATENT SECURITY AGREEMENT. Recorded Nov 28, 2018
From: XCERRA CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 047675/0354 →
PATENT SECURITY AGREEMENT Recorded Oct 2, 2018
From: XCERRA CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 047185/0624 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 7261561 AND REPLACE WITH PATENT NUMBER 7231561 PREVIOUSLY RECORDED ON REEL 034660 FRAME 0188. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT. Recorded Feb 11, 2016
From: XCERRA CORPORATION; EVERETT CHARLES TECHNOLOGIES LLC
To: SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT
Reel/Frame 037824/0372 →
RELEASE OF SECURITY INTEREST IN UNITED STATES PATENTS Recorded Dec 18, 2014
From: SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT
To: XCERRA CORPORATION; EVERETT CHARLES TECHNOLOGIES LLC
Reel/Frame 034660/0394 →
SECURITY AGREEMENT Recorded Dec 18, 2014
From: XCERRA CORPORATION; EVERETT CHARLES TECHNOLOGIES LLC
To: SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT
Reel/Frame 034660/0188 →
CHANGE OF NAME Recorded May 27, 2014
From: LTX-CREDENCE CORPORATION
To: XCERRA CORPORATION
Reel/Frame 033032/0768 →
SECURITY AGREEMENT Recorded Jan 17, 2014
From: LTX-CREDENCE CORPORATION; EVERETT CHARLES TECHNOLOGIES LLC
To: SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT
Reel/Frame 032086/0476 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 5, 2007
From: BURNETT, TIMOTHY; HOU, HARRY
To: LTX CORPORATION
Reel/Frame 018997/0376 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 5, 2007
From: NECOECHEA, R. WARREN; ZHANG, FENGMING
To: LTX CORPORATION
Reel/Frame 019001/0434 →