IP Library Granted Patent US 7,626,842
Granted Patent B2
US 7,626,842 · App. 11/560,607 · Granted Dec 1, 2009

Photon-based memory device and method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,626,842
App. No.
11/560,607
Granted
Dec 1, 2009
Kind
B2
Abstract

A memory device includes a bit cell including an adjustable transmittance component having a first side and a second side. The adjustable transmittance component has an adjustable transmittance state representative of a bit value of the bit cell. The memory device further includes a photon detector optically coupled to a second side of the adjustable transmittance component. A technique related to the memory device includes determining a transmittance state of the adjustable transmittance component and providing a bit value for the bit cell based on the transmittance state. Another technique related to the memory device includes determining a bit value to be stored at the bit cell and configuring the adjustable transmittance component to have a transmittance state corresponding to the bit value.

Claims (42)

1. A memory device comprising:

a bit cell comprising an adjustable light transmittance component having a first side and a second side, the adjustable light transmittance component having an adjustable light transmittance state representative of at least a bit value of the bit cell; and

a photon detector optically coupled to a second side of the adjustable light transmittance component.

2. The memory device of claim 1 , further comprising:

a plurality of read word lines; and

a photon emitter optically coupled to the first side of the adjustable light transmittance component, the photon emitter comprising an input coupleable to a corresponding read word line of the plurality of read word lines.

3. The memory device of claim 1 , wherein a photon emitter is disposed at the first side of the adjustable light transmittance component.

4. The memory device of claim 2 , wherein the photon emitter is optically coupled to the first side of the adjustable light transmittance component via an optical waveguide associated with a group of bit cells of the memory device.

5. The memory device of claim 3 , wherein the photon detector is disposed at the second side of the adjustable light transmittance component.

6. The memory device of claim 1 , wherein the bit cell further comprises:

a transistor comprising a first current electrode coupleable to a corresponding write word line of the memory device, a second current electrode coupled to a node of the adjustable light transmittance component, and a control electrode coupleable to a corresponding write bit line of the memory device.

7. The memory device of claim 1 , further comprising:

a memory array comprising a plurality of bit cells including the bit cell, wherein each of the plurality of bit cells comprises an adjustable light transmittance component having a first side and a second side, the adjustable light transmittance component having an adjustable light transmittance state representative of at least a bit value of the bit cell.

8. In a memory device comprising a bit cell comprising an adjustable light transmittance component having an adjustable light transmittance state, a method comprising:

determining a light transmittance state of the adjustable light transmittance component; and

providing at least a bit value for the bit cell based on the light transmittance state.

9. The method of claim 8 , wherein determining the light transmittance state of the adjustable light transmittance component comprises detecting light at a photon detector optically coupled to a side of the adjustable light transmittance component.

10. The method of claim 8 , wherein determining the light transmittance state of the adjustable light transmittance component comprises:

applying light to a first side of the adjustable light transmittance component; and

determining whether light is detected at a second side of the adjustable light transmittance component in response to the application of light to the first side of the adjustable light transmittance component;

wherein the adjustable light transmittance component is determined to have a first light transmittance state when light is detected at the second side of the adjustable light transmittance component; and

wherein the adjustable light transmittance component is determined to have a second light transmittance state when light is not detected at the second side of the adjustable light transmittance component.

11. The method of claim 10 , wherein providing at least a bit value for the bit cell comprises:

providing a first bit value for the bit cell in response to determining the adjustable light transmittance component has the first light transmittance state; and

providing a second bit value for the bit cell in response to determining the adjustable light transmittance component has the second light transmittance state.

12. The method of claim 10 , wherein applying light to a first side of the adjustable light transmittance component comprises:

activating a photon emitter disposed at the first side of the adjustable light transmittance component.

13. The method of claim 10 , wherein applying light to a first side of the adjustable light transmittance component comprises:

applying light to the first side of the adjustable light transmittance component via an optical waveguide.

14. The method of claim 8 , further comprising:

determining a bit value to be stored at the bit cell; and

configuring the adjustable light transmittance component to have a light transmittance state representative of the bit value.

15. The method of claim 14 , wherein configuring the adjustable light transmittance component to have a light transmittance state comprises:

applying an electromagnetic input to the adjustable light transmittance component to change a light transmittance characteristic of the adjustable light transmittance component.

16. The method of claim 15 , wherein applying the electromagnetic input to the adjustable light transmittance component comprises applying a current to the adjustable light transmittance component based on a write word line and a write bit line associated with the bit cell.

17. The method of claim 15 , wherein the light transmittance state is associated with light having a first frequency and wherein applying the electromagnetic input comprises applying light having a second frequency to the adjustable light transmittance component.

18. In a memory device comprising a bit cell comprising an adjustable light transmittance component having an adjustable light transmittance state, a method comprising:

determining a bit value to be stored at the bit cell; and

configuring the adjustable light transmittance component to have a light transmittance state corresponding to the bit value.

19. The method of claim 18 , wherein configuring the adjustable light transmittance component to have a light transmittance state comprises:

applying an electromagnetic input to the adjustable light transmittance component to change a light transmittance characteristic of the adjustable light transmittance component.

20. The method of claim 19 , wherein the light transmittance state is associated with light having a first frequency and wherein applying the electromagnetic input comprises applying light having a second frequency to the adjustable light transmittance component.

Assignments (26)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040632 FRAME: 0001. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Sep 21, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 044209/0047 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 040632/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037355/0723 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →