IP Library Granted Patent US 8,076,586
Granted Patent B2
US 8,076,586 · App. 11/587,694 · Granted Dec 13, 2011

Heat conduction from an embedded component

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,076,586
App. No.
11/587,694
Granted
Dec 13, 2011
Kind
B2
Abstract

This publication discloses a circuit-board construction and a method for manufacturing an electronic module, in which method at least one component ( 6 ) is embedded inside an insulating-material layer ( 1 ) and contacts ( 14 ) are made to connect the component ( 6 ) electrically to the conductor structures ( 14, 19 ) contained in the electronic module. According to the invention, at least one thermal via ( 22 ), which boosts the conducting of heat away from the component ( 6 ) is manufactured in the insulating-material layer ( 1 ) in the vicinity of the component ( 6 ).

Claims (31)

1. A circuit-board construction, comprising:

an insulating-material layer;

at least two conductor pattern layers;

at least one component inside the insulating-material layer;

electrical vias to connect the component electrically to at least one of the conductor pattern layers; and

at least one thermal via in the insulating-material layer in the vicinity of the component, wherein

at least one electrical via connected to said component and at least one thermal via in the vicinity of said component are situated on a first surface of the insulating-material and are formed from the same solderless material,

at least one of the conductor pattern layers is situated on the side of the first surface of the insulating-material layer and at least one other of the conductor pattern layers is situated on the side of a second surface, opposite to the first surface, of the insulating-material layer, and

at least one thermal via is connected to the conductor pattern layer on the side of the first surface and at least one other thermal via is connected to the conductor pattern layer on the side of the second surface.

2. A circuit-board construction according to claim 1 , wherein both the thermal via connected to the conductor pattern layer on the side of the first surface and the thermal via connected to the conductor pattern layer on the side of the second surface have a similar construction.

3. A circuit-board construction according to claim 1 , wherein the thermal via consists of pure, uniform metal.

4. A circuit-board construction according to claim 3 , wherein the construction of the thermal vias is similar to that of the electrical vias that connect the electrical contact areas of the component to at least one of the conductor pattern layers.

5. A circuit-board construction according to claim 3 , wherein the metal is copper.

6. A circuit-board construction according to claim 1 , wherein

the thermal via includes a metal material, and

the thermal via is manufactured by a chemical and/or electrochemical deposition method.

7. A circuit-board construction according to claim 6 , wherein the metal is copper.

8. A circuit-board construction according to claim 1 , wherein the material of the thermal via is in metallurgical contact with the surface of the component.

9. A circuit-board construction according to claim 1 , in which at least one thermal via forms an electrical contact with the component, in order to conduct the ground potential to the component.

10. A circuit-board construction according to claim 1 , wherein there are contact areas on the surface of the component for the creation of electrical contacts, as well as a free surface outside the contact areas, which free surface includes a surface area on the first surface of the component and on the second surface opposite to the first surface, as well as on the edge surfaces that connect the first and second surfaces to each other, and in which circuit-board construction at least one thermal via comes into contact with the free surface of the component.

11. A circuit-board construction according to claim 10 , wherein at least one thermal via comes into contact with the free surface, in the area of the edge surface.

12. A circuit-board construction according to claim 10 , wherein at least one thermal via comes into contact with the free surface, in the area of the first surface.

13. A circuit-board construction according to claim 10 , wherein at least one thermal via comes into contact with the free surface, in the area of the second surface.

14. A circuit-board construction according to claim 13 , wherein the combined contact surface area of one or more thermal vias with the second surface is at least 50% of the surface area of the second surface.

15. A circuit-board construction according to claim 10 , wherein the common contact surface area between the thermal vias and the component is at least 15% of the surface area of the free surface.

16. A circuit-board construction according to claim 1 , wherein the cross-sectional area of at least one thermal via is at least 30 μm.

17. A circuit-board construction according to claim 1 , wherein the component is an uncased semiconductor chip.

18. A circuit-board construction according to claim 1 , wherein the thermal via and the at least one electrical via are both manufactured by a chemical and/or electrochemical deposition method.

19. A circuit-board construction according to claim 1 , wherein

the component includes a contact bump, and

the at least one electrical via is connected to said contact bump of the component.

Assignments (8)
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 052853 FRAME: 0153. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 29, 2021
From: R2 SOLUTIONS LLC
To: STARBOARD VALUE INTERMEDIATE FUND LP, AS COLLATERAL AGENT
Reel/Frame 056832/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED ON REEL 053654 FRAME 0254. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST GRANTED PURSUANT TO THE PATENT SECURITY AGREEMENT PREVIOUSLY RECORDED. Recorded Dec 30, 2020
From: STARBOARD VALUE INTERMEDIATE FUND LP
To: R2 SOLUTIONS LLC
Reel/Frame 054981/0377 →
STATEMENT REGARDING SECURITY INTEREST INCORRECTLY RECORDED AGAINST PATENTS Recorded Oct 20, 2020
From: ACACIA RESEARCH GROUP LLC; R2 SOLUTIONS LLC
To: IMBERATEK, LLC
Reel/Frame 054134/0172 →
RELEASE OF SECURITY INTEREST IN PATENTS Recorded Jul 8, 2020
From: STARBOARD VALUE INTERMEDIATE FUND LP
To: ACACIA RESEARCH GROUP LLC; AMERICAN VEHICULAR SCIENCES LLC; BONUTTI SKELETAL INNOVATIONS LLC; CELLULAR COMMUNICATIONS EQUIPMENT LLC; INNOVATIVE DISPLAY TECHNOLOGIES LLC; LIFEPORT SCIENCES LLC; LIMESTONE MEMORY SYSTEMS LLC; MOBILE ENHANCEMENT SOLUTIONS LLC; MONARCH NETWORKING SOLUTIONS LLC; NEXUS DISPLAY TECHNOLOGIES LLC; PARTHENON UNIFIED MEMORY ARCHITECTURE LLC; R2 SOLUTIONS LLC; SAINT LAWRENCE COMMUNICATIONS LLC; STINGRAY IP SOLUTIONS LLC; SUPER INTERCONNECT TECHNOLOGIES LLC; TELECONFERENCE SYSTEMS LLC; UNIFICATION TECHNOLOGIES LLC
Reel/Frame 053654/0254 →
PATENT SECURITY AGREEMENT Recorded Jun 5, 2020
From: ACACIA RESEARCH GROUP LLC; AMERICAN VEHICULAR SCIENCES LLC; BONUTTI SKELETAL INNOVATIONS LLC; CELLULAR COMMUNICATIONS EQUIPMENT LLC; INNOVATIVE DISPLAY TECHNOLOGIES LLC; LIFEPORT SCIENCES LLC; LIMESTONE MEMORY SYSTEMS LLC; MERTON ACQUISITION HOLDCO LLC; MOBILE ENHANCEMENT SOLUTIONS LLC; MONARCH NETWORKING SOLUTIONS LLC; NEXUS DISPLAY TECHNOLOGIES LLC; PARTHENON UNIFIED MEMORY ARCHITECTURE LLC; R2 SOLUTIONS LLC; SAINT LAWRENCE COMMUNICATIONS LLC; STINGRAY IP SOLUTIONS LLC; SUPER INTERCONNECT TECHNOLOGIES LLC; TELECONFERENCE SYSTEMS LLC; UNIFICATION TECHNOLOGIES LLC
To: STARBOARD VALUE INTERMEDIATE FUND LP, AS COLLATERAL AGENT
Reel/Frame 052853/0153 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 5, 2020
From: GE EMBEDDED ELECTRONICS OY
To: IMBERATEK, LLC
Reel/Frame 051730/0868 →
CHANGE OF NAME Recorded Jan 23, 2020
From: IMBERA ELECTRONICS OY
To: GE EMBEDDED ELECTRONICS OY
Reel/Frame 051669/0086 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 9, 2007
From: TUOMINEN, RISTO; PALM, PETTERI
To: IMBERA ELECTRONICS OY
Reel/Frame 018876/0782 →