IP Library Granted Patent US 8,592,831
Granted Patent B2
US 8,592,831 · App. 11/588,490 · Granted Nov 26, 2013

Integrated circuit device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,592,831
App. No.
11/588,490
Granted
Nov 26, 2013
Kind
B2
Abstract

An integrally packaged optronic integrated circuit device including an integrated circuit die containing at least one of a radiation emitter and radiation receiver and having a transparent packaging layer overlying a surface of the die, the transparent packaging layer having an opaque coating adjacent to edges of the layer.

Claims (20)

1. A packaged optoelectronic chip comprising:

(a) a die having a face, the die including at least one of a radiation emitter or a radiation receiver adjacent the face;

(b) a transparent packaging layer having a major surface overlying the face of the die and an edge surface bounding the major surface, a first portion of the major surface being exposed at an exterior of the packaged chip; and

(c) an opaque layer covering a second portion of the major surface of the transparent packaging layer adjacent the edge surface, such that the second portion is not exposed at an exterior of the packaged chip.

2. A packaged chip as claimed in claim 1 , wherein the opaque layer covers at least a portion of the edge surface of the transparent packaging layer.

3. A packaged chip as claimed in claim 1 wherein the face of the die is a front surface, and the at least one of the radiation emitter or a radiation receiver is disposed adjacent the front surface, and the packaged chip further comprises an insulating layer overlying a rear surface of the die remote from the front surface.

4. A packaged chip as claimed in claim 3 further comprising contacts overlying the insulating layer electrically connected to the die.

5. A packaged chip as claimed in 1 further comprising contacts electrically connected to the die.

6. A packaged chip as claimed in claim 5 wherein said contacts are solderable contacts.

7. A packaged chip as claimed in claim 1 wherein said at least one of a radiation emitter or a radiation receiver is an imaging device.

8. A packaged chip as claimed in claim 1 further comprising an array of microlenses operatively associated with the die.

9. A packaged chip as claimed in claim 8 wherein said microlenses are incorporated in said transparent packaging layer.

10. A packaged chip as claimed in claim 1 further comprising an optical grating operatively associated with the die.

11. A packaged chip as claimed in claim 10 wherein said optical grating is incorporated in said transparent packaging layer.

12. A packaged chip as claimed in claim 1 further comprising a wavelength-selective filter operatively associated with the die.

13. A packaged chip as claimed in claim 12 wherein said wavelength-selective filter is incorporated in said transparent packaging layer.

14. A packaged chip as claimed in claim 1 , wherein the die has edges extending away from the face, the transparent packaging layer extends beyond at least one of the die edges, and the opaque layer covers at least a portion of the transparent packaging layer between the at least one die edge and the at least one edge of the transparent packaging layer.

15. A packaged chip as claimed in claim 14 wherein the face of the die has a longest dimension and the major surface of the transparent packaging layer has a longest dimension which exceeds the longest dimension of the face of the die by no more than 20%.

16. A packaged chip as claimed in claim 15 wherein the longest dimension of the transparent packaging layer does not exceed the longest dimension of the die by more than 10%.

17. A packaged chip as claimed in claim 15 wherein the longest dimension of the transparent packaging layer does not exceed the longest dimension of the die by more than 5%.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: ROYAL BANK OF CANADA
To: TESSERA, INC.; INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.); FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS); INVENSAS CORPORATION; TESSERA ADVANCED TECHNOLOGIES, INC; DTS, INC.; DTS LLC; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
Reel/Frame 052920/0001 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
SECURITY INTEREST Recorded Dec 2, 2016
From: INVENSAS CORPORATION; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; ZIPTRONIX, INC.; DIGITALOPTICS CORPORATION; DIGITALOPTICS CORPORATION MEMS; DTS, LLC; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: ROYAL BANK OF CANADA, AS COLLATERAL AGENT
Reel/Frame 040797/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 20, 2013
From: DIGITALOPTICS CORPORATION EUROPE LIMITED
To: INVENSAS CORPORATION
Reel/Frame 030065/0817 →
CHANGE OF NAME Recorded May 4, 2012
From: TESSERA TECHNOLOGIES IRELAND LIMITED
To: DIGITALOPTICS CORPORATION EUROPE LIMITED
Reel/Frame 028170/0196 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2010
From: TESSERA TECHNOLOGIES HUNGARY HOLDING LIMITED LIABILITY COMPANY
To: TESSERA TECHNOLOGIES IRELAND LIMITED
Reel/Frame 025592/0734 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 28, 2010
From: SHELLCASE LTD., ALSO SOMETIMES KNOWN AS SHELLCASE, LTD.
To: TESSERA TECHNOLOGIES HUNGARY KFT.
Reel/Frame 024461/0401 →