IP Library Granted Patent US 7,576,373
Granted Patent B1
US 7,576,373 · App. 11/595,966 · Granted Aug 18, 2009

Nitride semiconductor device and method for manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,576,373
App. No.
11/595,966
Granted
Aug 18, 2009
Kind
B1
Abstract

An AlN buffer layer, an undoped GaN layer, an undoped AlGaN layer, a first p-AlGaN layer, a second p-AlGaN layer and a high concentration p-GaN layer are formed in this order on a substrate. A gate electrode establishes ohmic contact with the high concentration p-GaN layer. A source electrode and a drain electrode are formed on the undoped AlGaN layer. Two-dimensional electron gas generated at the interface between the undoped AlGaN layer and the undoped GaN layer and the first and second p-AlGaN layers form a pn junction in a gate region. The second p-AlGaN layer covers a SiN film in part.

Claims (35)

1. A nitride semiconductor device comprising:

a substrate;

a first nitride semiconductor layer formed above the substrate;

a second nitride semiconductor layer formed on the first nitride semiconductor layer and has band gap energy larger than that of the first nitride semiconductor layer;

an insulating film formed on or above the second nitride semiconductor layer and has an opening formed at least in part thereof corresponding to a gate region;

a third nitride semiconductor layer of p-type formed on or above the second nitride semiconductor layer to bury the opening in the gate region and cover the insulating film in part; and

a gate electrode formed on or above the third nitride semiconductor layer.

2. The nitride semiconductor device of claim 1 , wherein

the gate electrode is an ohmic electrode.

3. The nitride semiconductor device of claim 1 further comprising:

a fourth nitride semiconductor layer of p-type formed on the second nitride semiconductor layer and below the third nitride semiconductor layer, wherein

the insulating film is formed on the fourth nitride semiconductor layer.

4. The nitride semiconductor device of claim 3 , wherein

the thickness of the fourth nitride semiconductor layer is not larger than the depth of a depletion layer expanding from the interface between the fourth nitride semiconductor layer and the insulating film to the inside of the fourth nitride semiconductor layer.

5. The nitride semiconductor device of claim 1 is normally-off.

6. The nitride semiconductor device of claim 1 , wherein

the first nitride semiconductor layer is made of GaN,

the second nitride semiconductor layer is made of Al x Ga 1-x N (0≦x≦1),

the third nitride semiconductor layer is made of Al y Ga 1-y N (0≦y≦1) and

the fourth nitride semiconductor layer is made of Al z Ga 1-z N (0≦z≦1).

7. A nitride semiconductor device comprising:

a substrate;

a first nitride semiconductor layer formed above the substrate;

a second nitride semiconductor layer formed on the first nitride semiconductor layer and has band gap energy larger than that of the first nitride semiconductor layer;

a third nitride semiconductor layer of p-type formed on the second nitride semiconductor layer;

an insulating film formed on the third nitride semiconductor layer and has an opening formed at least in part thereof corresponding to a gate region;

a fourth nitride semiconductor layer of p-type formed on or above the second nitride semiconductor layer to bury the opening in the gate region; and

a gate electrode formed on or above the fourth nitride semiconductor layer,

wherein an n-type conductivity region is generated in the region from the first nitride semiconductor layer to the second nitride semiconductor layer.

8. The nitride semiconductor layer of claim 7 , wherein

the thickness of the third nitride semiconductor layer is not larger than the depth of a depletion layer expanding from the interface between the third nitride semiconductor layer and the insulating film to the inside of the third nitride semiconductor layer.

9. The nitride semiconductor device of claim 1 , wherein

an n-type conductivity region is generated in the region from the first nitride semiconductor layer to the second nitride semiconductor layer.

10. The nitride semiconductor device of claim 1 , wherein

the third nitride semiconductor layer covers a part of an upper surface of the insulating film in part.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2025
From: INFINEON TECHNOLOGIES AUSTRIA AG
To: PANASONIC HOLDINGS CORPORATION
Reel/Frame 072853/0508 →
CHANGE OF NAME Recorded Dec 13, 2024
From: PANASONIC CORPORATION
To: PANASONIC HOLDINGS CORPORATION
Reel/Frame 069631/0392 →
CHANGE OF NAME Recorded Nov 24, 2008
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 021897/0689 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 10, 2007
From: HIKITA, MASAHIRO; YANAGIHARA, MANABU; UEDA, TETSUZO; UEMOTO, YASUHIRO; TANAKA, TSUYOSHI
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 019141/0516 →