IP Library Granted Patent US 7,535,106
Granted Patent B2
US 7,535,106 · App. 11/657,280 · Granted May 19, 2009

Wiring glass substrate for connecting a semiconductor chip to a printed wiring substrate and a semiconductor module having the wiring glass substrate

Assignee: Renesas Technology Corp.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,535,106
App. No.
11/657,280
Granted
May 19, 2009
Kind
B2
Abstract

A wiring glass substrate includes a glass substrate formed of glass and having a plurality of holes formed at predetermined positions, bumps so formed as to be connected to a conductive material filling the holes and wirings formed on a surface opposite to a surface having the bumps formed thereon and electrically connecting a plurality of connection terminals arranged in intervals different from intervals of the holes to the conductive material. The shape of the conductive material is porous and porous electrodes are bonded to the inner wall surfaces of the holes by an anchor effect to increase the strength of the glass substrate.

Claims (8)

1. A wiring glass substrate for connecting a semiconductor chip to a printed wiring substrate, comprising:

a substrate formed of first glass and having a plurality of holes formed at predetermined positions;

an electrically conductive material embedded in said holes;

bumps so formed as to be connected to the electrically conductive material filling each of said holes; and

wirings formed on a surface opposite to a surface on which said bumps are formed, for electrically connecting a plurality of connection terminals arranged with intervals different from intervals of said holes to said electrically conductive material;

wherein a shape of said electrically conductive martial is porous; and

wherein second glass is provided in a pore of said electrically conductive material or on a surface of said electrically conductive material, the second glass has a lower softening point than that of the substrate formed of the first glass, and the second glass is crystallized glass.

2. A semiconductor module comprising the wiring glass substrate according to claim 1 , wherein the wiring glass substrate on which the semiconductor chip is mounted is connected to the printed wiring board.

Assignments (2)
MERGER Recorded Jun 2, 2011
From: RENESAS TECHNOLOGY CORP.
To: NEC ELECTRONICS CORPORATION
Reel/Frame 026374/0724 →
CHANGE OF NAME Recorded Jun 2, 2011
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 026374/0768 →
Priority Claims (2)
JP 2001-211530 · Jul 12, 2001 · national
JP 2001-211931 · Jul 12, 2001 · national
Continuity (2)
Continuation 1048317500
Related Publication 20070114653A1 · May 24, 2007