IP Library Granted Patent US 8,937,393
Granted Patent B2
US 8,937,393 · App. 11/744,062 · Granted Jan 20, 2015

Integrated circuit package system with device cavity

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,937,393
App. No.
11/744,062
Granted
Jan 20, 2015
Kind
B2
Abstract

An integrated circuit package system is provided including connecting an integrated circuit die with an external interconnect, forming a first encapsulation having a device cavity with the integrated circuit die therein, mounting a device in the device cavity over the integrated circuit die, and forming a cover over the device and the first encapsulation.

Claims (33)

1. A method of manufacturing an integrated circuit package system comprising:

connecting an integrated circuit die, having a non-active side, with an external interconnect;

forming a first encapsulation having a device cavity with the integrated circuit die in the device cavity exposing the non-active side;

mounting a device in the device cavity over the integrated circuit die; and

forming a cover over the device and having a non-horizontal cover side facing a non-horizontal encapsulation side of the first encapsulation.

2. The method as claimed in claim 1 wherein forming the first encapsulation having the device cavity with the integrated circuit die in the device cavity includes:

forming the first encapsulation with the integrated circuit die therein; and

forming the device cavity by thinning the integrated circuit die.

3. The method as claimed in claim 1 wherein forming the cover includes forming a second encapsulation that fills the device cavity.

4. The method as claimed in claim 1 wherein forming the cover includes forming an optical cover.

5. The method as claimed in claim 1 wherein:

forming the device includes:

forming a pad; and

forming the first encapsulation further includes:

forming a recess in the first encapsulation with the pad exposed by a recess.

6. A method of manufacturing an integrated circuit package system comprising:

connecting a first integrated circuit die, having an active side and a non-active side, with an external interconnect;

forming a first encapsulation having a device cavity with the first integrated circuit die in the device cavity exposing the non-active side;

mounting a first device in the device cavity over the non-active side;

connecting the first device with the external interconnect; and

forming a cover over the first device and having a non-horizontal cover side facing a non-horizontal encapsulation side of the first encapsulation to define a package encapsulation.

7. The method as claimed in claim 6 further comprising mounting a second integrated circuit die over the active side of the first integrated circuit die.

8. The method as claimed in claim 6 further comprising mounting a second device over the first device.

9. The method as claimed in claim 6 further comprising:

forming a backside element on the non-active side of the first integrated circuit die;

wherein forming the first encapsulation having the device cavity with the first integrated circuit die in the device cavity includes:

forming the first encapsulation with the first integrated circuit die and the backside element therein; and

forming the device cavity by removing the backside element.

10. The method as claimed in claim 6 further comprising:

attaching a tape on the non-active side of the first integrated circuit die;

wherein forming the first encapsulation having the device cavity with the first integrated circuit die in the device cavity includes:

forming the first encapsulation with the first integrated circuit die attached to the tape; and

forming the device cavity by removing the tape.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY NAME ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0145. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 5, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064806/0001 →
RELEASE OF SECURITY INTEREST Recorded Jun 4, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052844/0491 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →