IP Library Patent Application 11746393
Patent Application
App. No. 11/746,393

RESISTIVE SWITCHING ELEMENT

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
11/746,393
Abstract

According to one aspect, an integrated circuit may comprise a first electrode, a second electrode, and a resistive switching rod extending from the first electrode to the second electrode and being at least partly embedded in a thermal barrier matrix.

Claims (63)

1 . An integrated circuit comprising a switching element for switching between at least two states having different electrical resistance, comprising:

a first electrode;

a second electrode; and

at least one resistive switching rod electrically connected to the first and the second electrode and that is at least partly embedded in a thermal barrier matrix.

2 . The integrated circuit of claim 1 , wherein the thermal barrier matrix comprises material having a high electric resistivity.

3 . The integrated circuit of claim 1 , wherein the thermal barrier matrix comprises material having a low dielectric constant.

4 . The integrated circuit of claim 1 , wherein the thermal barrier matrix comprises photo-imageable material.

5 . The integrated circuit of claim 1 , wherein the thermal barrier matrix comprises polyimide.

6 . The integrated circuit of claim 1 , wherein the at least one resistive switching rod has a length of between 10 nm and 100 nm.

7 . The integrated circuit of claim 1 , wherein the at least one resistive switching rod has a diameter of not more than 10 nm.

8 . The integrated circuit of claim 1 , wherein the at least one resistive switching rod comprises a transition metal oxinitride.

9 . A memory device comprising at least one memory cell, comprising:

a first electrode;

a second electrode; and

at least one resistive storage rod that extends from the first electrode to the second electrode and that is at least partly embedded in a thermal barrier matrix comprising thermally low conductive material.

10 . The memory device of claim 9 , comprising a select transistor having a source/drain region that is electrically connected to the first electrode.

11 . The memory device of claim 9 , comprising a sense amplifier for sensing a resistance state of the at least one resistive storage rod.

12 . The memory device of claim 9 , comprising a plurality of resistive storage rods that extend from the first electrode to the second electrode and that are at least partly embedded in the thermal barrier matrix.

13 . The memory device of claim 9 , wherein the thermal barrier matrix comprises polyimide.

14 . The memory device of claim 9 , wherein the at least one resistive storage rod comprises transition metal oxinitride.

15 . A memory device comprising a plurality of non-volatile memory cells that are arranged in rows and columns of at least one array, wherein each memory cell comprises

a first electrode;

a second electrode;

at least one resistive storage rod that extends from the first electrode to the second electrode and that is at least partly embedded in a thermal barrier matrix comprising thermally low conductive material; and

a select transistor having a source/drain region that is electrically connected to the first electrode; and wherein the memory device comprises for each row of the at least one array an electrically conductive word line which is electrically connected to at least some gate contacts of the select transistors of the memory cells in the respective row and for each column of the at least one array an electrically conductive bit line which is electrically connected to at least some of the second electrodes of the memory cells in said column.

16 . The memory device of claim 15 , wherein the memory cells are arranged on a semiconductor substrate having a substrate normal direction, and wherein for at least some of the memory cells the resistive storage rod is at least partly disposed above the source/drain region in substrate normal direction.

17 . A memory module comprising a multiplicity of integrated circuits, wherein said integrated circuits comprise one or more memory cells comprising:

a first electrode;

a second electrode; and

at least one resistive storage rod that extends from the first electrode to the second electrode and that is at least partly embedded in a thermal barrier matrix comprising thermally low conductive material.

18 . The memory module of claim 17 , wherein the thermal barrier matrix comprises polyimide.

19 . The memory module of claim 17 , further comprising a user input interface to receive data to be stored in the at least one memory cell.

20 . The memory module of claim 17 , wherein the memory module is stackable.

21 . A computer system comprising an input apparatus, an output apparatus, a processing apparatus and a memory, said memory comprising:

a first electrode;

a second electrode; and

at least one resistive storage rod that extends from the first electrode to the second electrode and that is at least partly embedded in a thermal barrier matrix comprising thermally low conductive material.

22 . The computer system of claim 21 , wherein the thermal barrier matrix comprises polyimide.

23 . The computer system of claim 21 , wherein one or more of the input apparatus and output apparatus comprises a wireless communication apparatus.

24 . The computer system of claim 21 , wherein the computer system is a server.

25 . The computer system of claim 21 , wherein the computer system is a mobile computer.

26 . A method of fabricating a resistive switching element, the method comprising:

forming a resistive switching rod switchable between two states having different electric resistance;

electrically contacting the resistive switching rod; and

thermally isolating at least part of the resistive switching rod.

27 . The method of claim 26 , wherein thermally isolating at least part of the resistive switching rod comprises embedding at least part of the resistive switching rod in a thermal barrier matrix.

28 . The method of claim 27 , wherein embedding at least part of the resistive switching rod in a thermal barrier matrix comprises arranging adjacent to the resistive switching rod material having a thermal conductivity that is lower than a thermal conductivity of the resistive switching rod.

29 . The method of claim 26 , wherein thermally isolating at least part of the resistive switching rod comprises arranging adjacent to the resistive switching rod material comprising polyimide.

30 . The method of claim 26 , wherein the resistive switching rod is formed with a length below 100 nm and a width below 20 nm.

31 . A method of fabricating a resistive memory device, the method comprising:

providing a first electrode having a first contact surface;

arranging a resistive switching rod with a first end thereof at the first contact surface;

at least partly embedding the resistive switching rod in a thermal barrier matrix; and

arranging a second electrode at a second end of the resistive switching rod.

32 . The method of claim 31 , wherein arranging the resistive switching rod with a first end thereof at the first contact surface comprises:

arranging a resistive switching layer at the first contact surface; and

structuring the resistive switching layer to form the resistive switching rod.

33 . The method of claim 32 , wherein structuring the resistive switching layer comprises:

depositing a self-assembled shadow mask on the resistive switching layer; and

removing parts of the resistive switching layer not covered by the self-assembled shadow mask.

34 . The method of claim 33 , wherein the self-assembled shadow mask is formed from nanoparticles having a diameter of less than 10 nm and comprising metal.

35 . The method of claim 32 , wherein structuring the resistive switching layer comprises forming a plurality of substantially parallel resistive switching rods that extend substantially perpendicular to the first contact surface.

36 . The method of claim 31 , wherein embedding the resistive switching rod in the thermal barrier matrix comprises depositing close to the resistive switching rod polyimide material.

Assignments (6)
RELEASE OF SECURITY INTEREST Recorded Oct 3, 2017
From: WESTERN ALLIANCE BANK
To: ADESTO TECHNOLOGIES CORPORATION; ARTEMIS ACQUISITION LLC
Reel/Frame 044219/0610 →
RELEASE OF SECURITY INTEREST Recorded Oct 15, 2013
From: OPUS BANK
To: ADESTO TECHNOLOGIES CORPORATION; ARTEMIS ACQUISITION LLC
Reel/Frame 031414/0232 →
SECURITY AGREEMENT Recorded Oct 7, 2013
From: ADESTO TECHNOLOGIES CORPORATION; ARTEMIS ACQUISITION LLC
To: BRIDGE BANK, NATIONAL ASSOCIATION
Reel/Frame 031371/0581 →
SECURITY AGREEMENT Recorded Oct 8, 2012
From: ADESTO TECHNOLOGIES CORPORATION; ARTEMIS ACQUISITION LLC
To: OPUS BANK
Reel/Frame 029090/0922 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 8, 2010
From: QIMONDA AG
To: ADESTO TECHNOLOGY CORPORATION
Reel/Frame 024953/0554 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 30, 2007
From: UFERT, KLAUS
To: QIMONDA AG
Reel/Frame 019765/0905 →