IP Library Granted Patent US 7,645,632
Granted Patent B2
US 7,645,632 · App. 11/750,724 · Granted Jan 12, 2010

Self aligned memory element and wordline

Assignee: Spansion LLC
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,645,632
App. No.
11/750,724
Granted
Jan 12, 2010
Kind
B2
Abstract

An organic polymer memory cell is provided having an organic polymer layer and an electrode layer formed over a first conductive (e.g., copper) layer (e.g., bitline). The memory cells are connected to a second conductive layer (e.g., forming a wordline), and more particularly the top of the electrode layer of the memory cells to the second conductive layer. Optionally, a conductivity facilitating layer is formed over the conductive layer. Dielectric material separates the memory cells. The memory cells are self-aligned with the bitlines formed in the first conductive layer and the wordlines formed in the second conductive layer.

Claims (26)

1. A method for forming a memory cell comprising;

applying an organic polymer layer over a first conductive layer, the first conductive layer serving as a bitline;

applying an electrode layer over the organic polymer layer;

applying a second conductive layer over the electrode layer wherein the second conductive layer is in direct contact with the electrode layer;

etching the second conductive layer to form a wordline in the second conductive layer and isolate at least a portion of the organic polymer layer and the electrode layer; and,

applying a dielectric material to facilitate isolation of the organic polymer and the electrode layer.

2. The method of claim 1 further comprising:

forming a conductivity facilitating layer over the first conductive layer.

3. The method of claim 2 , the conductivity facilitating layer has two relatively stable oxidation reduction states that permit donation and acceptance of electrons or holes with the organic polymer layer.

4. The method of claim 2 , the conductivity facilitating layer is operative to facilitate charge transport between the electrode layer, first conductive layer, and the second conductive layer.

5. The method of claim 2 , the conductivity facilitating layer effectuates charge carrier injection into the organic polymer layer so as to increase a concentration of charge carriers and to modify conductivity of the organic polymer layer.

6. The method of claim 2 , comprising forming a backbone of a conjugated organic molecule adjacent the conductivity facilitating layer, that grows or assembles away and substantially perpendicular to the conductivity facilitating layer surface, so as to align the conjugated organic molecule in a direction substantially perpendicular to a memory cell stack.

7. The method of claim 1 , the organic polymer layer being selected from the group comprising: polyacetylene, polyphenylacetylene, polydiphenylacetylene, polyaniline, poly(p-phenylene vinylene), polythiophene, polyporphyrins, porphyrinic macrocycles, thiol derivatized polyporphyrins, polymetallocenes, polyferrocenes, polyphthalocyanines, polyvinylenes, polypyrroles, polydiphenylacetylene and polystiroles.

8. The method of claim 1 wherein the electrode layer comprises at least one of amorphous carbon, tantalum, tantalum nitride (TaN), titanium and titanium nitride (TiN).

9. The method of claim 1 wherein the organic polymer layer has a thickness of about 0.001 μm or more and about 5 μm or less.

10. The method of claim 1 , wherein the organic layer is formed via a chemical vapor deposition process.

11. The method of claim 1 , wherein the organic layer is formed via a gas phase reaction process.

12. The method of claim 1 , wherein the organic layer is formed via a spin coating process.

13. The method of claim 1 , wherein the electrode layer has a thickness within a range between about 100 Å to 1500 Å.

14. The method of claim 1 , wherein a thickness of the organic polymer layer is greater than the thickness of the electrode layer within the range of about 10 to about 500 times.

15. The method of claim 1 wherein the first conductive layer comprises at least one of copper, aluminum, chromium, germanium, gold, magnesium, manganese, indium, iron, nickel, palladium, platinum, silver, titanium, zinc, alloys thereof, indium-tin oxide, polysilicon, doped amorphous silicon, metal silicides, Hastelloy®, Kovar®, Invar, Monel®, Inconel®, brass, stainless steel and magnesium-silver alloy.

16. The method of claim 1 wherein the dielectric material comprises at least one of silicon oxide (SiO), silicon dioxide (SiO 2 ), silicon nitride (Si 3N 4 ), (SiN), silicon oxynitride (SiO x N y ), fluorinated silicon oxide (SiO x F y ), polysilicon, amorphous silicon, tetraethyorthosilicate (TEOS), phosphosilicate glass (PSG) and borophosphosilicate glass (BPSG).

17. The method of claim 1 , comprising forming a photoresist layer over the electrode layer to facilitate etching etching portions of the electrode layer, the organic polymer layer, or the first conductive layer, or suitable combinations thereof, the photoresist layer having a thickness suitable for functioning as a mask for etching underlying layers.

18. The method of claim 1 , wherein the second conductive layer includes deposited aluminum.

19. The method of claim 1 , wherein etching the second conductive layer further includes etching portions of the electrode layer, the organic polymer layer, or the first conductive layer, or suitable combinations thereof, to facilitate isolation of organic polymer layer and the electrode layer.

20. The method of claim 1 , the organic polymer layer is comprised of a conjugated organic material having two relatively stable oxidation-reduction states.

Assignments (8)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2016
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 040911/0238 →
PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS Recorded Aug 11, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 039708/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 1, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036049/0581 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2015
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 035201/0159 →
SECURITY AGREEMENT Recorded Jun 4, 2010
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 024522/0338 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 18, 2007
From: CHEUNG, PATRICK K.; KHATHURIA, ASHOK M.
To: SPANSION LLC
Reel/Frame 019315/0327 →
Continuity (2)
Division 1031459100 · Dec 9, 2002
Related Publication 20070224724A1 · Sep 27, 2007