IP Library Granted Patent US 7,898,882
Granted Patent B2
US 7,898,882 · App. 11/766,943 · Granted Mar 1, 2011

Architecture, system and method for compressing repair data in an integrated circuit (IC) design

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,898,882
App. No.
11/766,943
Granted
Mar 1, 2011
Kind
B2
Abstract

Architecture, system and method for providing compression of repair data in an IC design having a plurality of memory instances. In one embodiment, the repair data storage method includes determining repair data for each of the memory instances and compressing the repair data into a compressed format that is stored in a shared nonvolatile storage common to the memory instances.

Claims (21)

1. A repair data storage method operable with an integrated circuit (IC) design having a plurality of memory instances, comprising:

determining repair data for each of said plurality of memory instances;

compressing said repair data into a compressed repair data format; and

storing said compressed repair data format into a shared nonvolatile storage (NVS) common to said plurality of memory instances.

2. The repair data storage method as set forth in claim 1 , wherein said repair data is determined by running one or more tests by a test and repair processor (TRP) associated with said plurality of memory instances.

3. The repair data storage method as set forth in claim 1 , wherein said plurality of memory instances are organized into a number of embedded memory systems, each memory system having a TRP associated therewith for performing one or more tests with respect to a sub-plurality of memory instances thereof.

4. The repair data storage method as set forth in claim 1 , wherein said repair data is compressed “on the fly” by a shared NVS processor as said repair data is scanned out from a group of registers associated with said plurality of memory instances.

5. The repair data storage method as set forth in claim 1 , wherein said repair data is compressed based on a particular fault distribution model.

6. The repair data storage method as set forth in claim 5 , wherein said particular fault distribution model comprises a random distribution model.

7. The repair data storage method as set forth in claim 5 , wherein said particular fault distribution model comprises a clustered distribution model.

8. The repair data storage method as set forth in claim 1 , wherein said compressed repair data format is stored into a plurality of electrically programmable fuses (E-fuses) forming said shared NVS.

9. The repair data storage method as set forth in claim 1 , wherein said compressed repair data format is stored into a plurality of laser programmable fuses (L-fuses) forming said shared NVS.

10. A system for effectuating repair data storage in an integrated circuit (IC) design having a plurality of memory instances, comprising:

means for determining repair data for each of said plurality of memory instances;

means for compressing said repair data into a compressed repair data format; and

means for storing said compressed repair data format, wherein said means for storing is shared by said plurality of memory instances.

11. The system as set forth in claim 10 , wherein said means for determining repair data is operable by running one or more tests by a test and repair processor (TRP) associated with said plurality of memory instances.

12. The system as set forth in claim 10 , wherein said plurality of memory instances are organized into a number of embedded memory systems, each memory system having a TRP associated therewith for performing one or more tests with respect to a sub-plurality of memory instances thereof.

13. The system as set forth in claim 10 , wherein said means for compressing comprises a compression engine executing on a shared processor, said compression engine operating to compress said repair data “on the fly” as said repair data is scanned out from a group of registers associated with said plurality of memory instances.

14. The system as set forth in claim 10 , wherein said means for storing said compressed repair data format comprises a plurality of electrically programmable fuses (E-fuses).

15. The system as set forth in claim 10 , wherein said means for storing said compressed repair data format comprises a plurality of laser programmable fuses (L-fuses).

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 8, 2010
From: VIRAGE LOGIC CORPORATION; VL C.V.; ARC CORES LIMITED; ARC INTERNATIONAL I.P., INC.; ARC INTERNATIONAL INTELLECTUAL PROPERTY, INC.; ARC INTERNATIONAL LIMITED, FORMERLY ARC INTERNATIONAL PLC; ARC INTERNATIONAL (UK) LIMITED
To: SYNOPSYS, INC.
Reel/Frame 025105/0907 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 22, 2007
From: DARBINYAN, KAREN; TORJYAN, GEVORG; ZORIAN, YERVANT; MKHOYAN, MHER
To: VIRAGE LOGIC CORP.
Reel/Frame 019468/0792 →