IP Library Granted Patent US 7,675,052
Granted Patent B2
US 7,675,052 · App. 11/769,982 · Granted Mar 9, 2010

Nonvolatile memory device and fabrication method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,675,052
App. No.
11/769,982
Granted
Mar 9, 2010
Kind
B2
Abstract

A nonvolatile memory device and its fabrication method of the present invention may ensure a margin of the threshold drive voltage during a design process of the device by forming a resistance layer determining phase of ReRAM along an upper edge of a lower electrode, and improve operating characteristics of the device.

Claims (13)

1. A nonvolatile memory device, comprising:

a first electrode;

a first resistance layer formed along an edge of the first electrode;

a second resistance layer filled inside the first resistance layer; and

a second electrode formed over the first and second resistance layers;

wherein the material forming the second resistance layer has a threshold drive voltage for switching phase higher than the threshold drive voltage for switching phase of the material forming the first resistance layer.

2. The nonvolatile memory device of claim 1 , wherein the first electrode and the second electrode comprise platinum group elements.

3. The nonvolatile memory device of claim 2 , wherein the platinum group elements are selected from the group consisting of platinum (Pt), iridium (Ir) and metallurgical equivalents of platinum and iridium.

4. The nonvolatile memory device of claim 1 , wherein the first resistance layer comprises an oxide containing niobium (Nb).

5. The nonvolatile memory device of claim 4 , wherein the oxide containing Nb consists mainly of NbO 2 or Nb 2 O 5 .

6. The nonvolatile memory device of claim 1 , wherein the second resistance layer comprises an oxide containing aluminum (Al).

7. The nonvolatile memory device of claim 6 , wherein the oxide containing Al consists mainly of Al 2 O 3 .

8. The nonvolatile memory device of claim 1 , wherein the first resistance layer is formed over an upper edge of the first electrode.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE IS HYNIX SEMICONDUCTOR INC. NOT HYNIX-SEMICONDUCTOR INC. THERE IS NO HYPHEN IN THE NAME. PREVIOUSLY RECORDED ON REEL 67328 FRAME 814. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded May 14, 2024
From: HYNIX SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067412/0482 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067369/0832 →
CHANGE OF NAME Recorded May 6, 2024
From: HYNIX-SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067328/0814 →