IP Library Granted Patent US 7,732,909
Granted Patent B2
US 7,732,909 · App. 11/797,609 · Granted Jun 8, 2010

Method for embedding a component in a base

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,732,909
App. No.
11/797,609
Granted
Jun 8, 2010
Kind
B2
Abstract

A method, in which the semiconductor components forming part of an electronic circuit, or at least some of them, are embedded in a base, such as a circuit board, during the manufacture of the base, when part of the base structure is, as it were, manufactured around the semiconductor components. Through-holes for the semiconductor components are made in the base, in such a way that the holes extend between the first and second surface of the base. After the making of the holes, a polymer film is spread over the second surface of the base structure, in such a way that the polymer film also covers the through-holes made for the semiconductor components from the side of the second surface of the base structure. Before the hardening, or after the partial hardening of the polymer film, the semiconductor components are placed in the holes made in the base, from the direction of the first surface of the base. The semiconductor components are pressed against the polymer film in such a way that they adhere to the polymer film.

Claims (64)

1. A circuit board, comprising:

an insulating material layer including a baseboard and a hardened insulating polymer layer;

conductive patterns on both sides of the insulating material layer;

at least one microcircuit comprising a first surface and having contact areas on the first surface, the at least one microcircuit being inside the insulating material layer in a hole in the baseboard and having the first surface against the hardened insulating polymer layer;

conductive material on sidewalls of the hole in the baseboard, in order to create interference protection around the microcircuit; and

contact openings in the hardened insulating polymer layer and copper in the contact openings for forming electrical contacts between the contact areas of the microcircuit and at least one of the conductive patterns, wherein the copper contains at least one of electrochemically deposited copper and chemically deposited copper.

2. The circuit board of claim 1 , wherein the hardened insulating polymer layer contains epoxy.

3. The circuit board of claim 2 , wherein the hardened insulating polymer layer contains epoxy and glass fibres.

4. The circuit board of claim 3 , wherein the baseboard is a glass-fibre reinforced epoxy board.

5. The circuit board of claim 1 , wherein the microcircuit is located between said conductive patterns on both sides of the insulating material layer.

6. The circuit board of claim 1 , wherein the microcircuit is secured in place in the hole with a filler material in the hole.

7. The circuit board of claim 6 , wherein the filler material contains epoxy.

8. The circuit board of claim 1 , wherein

said at least one microcircuit comprises several microcircuits inside the insulating material layer, the microcircuits comprising first surfaces and contact area on their first surfaces, the first surfaces of the microcircuits being against the hardened insulating polymer layer; and

the microcircuits are connected to each other in order to form an operational totality by means of the conductors in the contact opening and at least one of the conductive patterns.

9. The circuit board of claim 1 , wherein the copper in the contact openings contains a first layer of chemically deposited copper and a second layer of electrochemically deposited copper on the first layer of chemically deposited copper.

10. The circuit board of claim 1 , comprising an electrically conducting feed-through between the conductive patterns on the both sides of the insulating material layer.

11. The circuit board of claim 1 , wherein

said at least one microcircuit comprises several microcircuits embedded in the insulating material layer, and

said conductive patterns connect the embedded microcircuits to each other in order to form an operational totality.

12. A multi-layered circuit board, which includes at least two circuit board substructures on top of each other, at least one of said circuit board substructures comprising:

an insulating material layer including a baseboard and a hardened insulating polymer layer;

conductive patterns on both sides of the insulating material layer;

at least one microcircuit embedded in the insulating material layer, the embedded microcircuit having contact areas on its first surface and the first surface of the microcircuit being against the hardened insulating polymer layer, the at least one microcircuit being inside the insulating material layer in a hole in the baseboard and having the first surface against the hardened insulating polymer layer; and

contact openings in the hardened insulating polymer layer and copper in the contact openings for forming electrical contacts between the contact areas of the microcircuit and at least one of the conductive patterns, wherein the copper contains at least one of electrochemically deposited copper and chemically deposited copper.

13. The multi-layered circuit board of claim 12 , wherein said at least two circuit board substructures on top of each other are electrically connected to each other to form a multi-layered functioning totality.

14. The multi-layered circuit board of claim 13 , wherein said at least one microcircuit comprises at least two microcircuits.

15. The multi-layered circuit board of claim 13 , wherein said at least two circuit board substructures each comprise at least one memory circuit.

16. The multi-layered circuit board of claim 13 , comprising at least three circuit board substructures on top of each other and electrically connected to each other.

17. The multi-layered circuit board of claim 12 , wherein at least two of said circuit board substructures each comprise

an insulating material layer including a baseboard and a hardened insulating polymer layer,

conductive patterns on both sides of the insulating material layer,

at least one microcircuit embedded in the insulating material layer, the embedded microcircuit having contact areas on its first surface and the first surface of the microcircuit being against the hardened insulating polymer layer, and

contact openings in the hardened insulating polymer layer and copper in the contact openings for forming electrical contacts between the contact areas of the microcircuit and at least one of the conductive patterns, wherein the copper contains at least one of electrochemically deposited copper and chemically deposited copper.

18. The multi-layered circuit board of claim 12 , wherein said at least two circuit board substructures on top of each other comprises a first circuit board substructure and a second circuit board substructure, the first and second circuit board substructures being electrically connected to each other to form a multi-layered functioning totality.

19. The multi-layered circuit board of claim 18 , wherein said first circuit board substructure comprises

an insulating material layer including a baseboard and a hardened insulating polymer layer,

conductive patterns on both sides of the insulating material layer,

at least one microcircuit embedded in the insulating material layer, the embedded microcircuit having contact areas on its first surface and the first surface of the microcircuit being against the hardened insulating polymer layer, and

contact openings in the hardened insulating polymer layer and copper in the contact openings for forming electrical contacts between the contact areas of the microcircuit and at least one of the conductive patterns, wherein the copper contains at least one of electrochemically deposited copper and chemically deposited copper.

20. The multi-layered circuit board of claim 19 , wherein said second circuit board substructure comprises

an insulating material layer including a baseboard and a hardened insulating polymer layer,

a conductive pattern on the insulating material layer,

at least one microcircuit embedded in the insulating material layer, the embedded microcircuit having contact areas on its first surface and the first surface of the microcircuit being against the hardened insulating polymer layer, and

contact opening in the hardened insulating polymer layer and copper in the contact openings for forming electrical contacts between the contact areas of the microcircuit and the conductive pattern, wherein the copper contains at least one of electrochemically deposited copper and chemically deposited copper.

21. The multi-layered circuit board of claim 20 , wherein the hardened insulating polymer layers of both the first and second circuit board substructures contain epoxy.

22. The multi-layered circuit board of claim 20 , wherein the baseboards of both the first and second circuit board substructures are glass-fibre reinforced epoxy boards.

23. The multi-layered circuit board of claim 19 , wherein the at least one microcircuit of the first circuit board substructure is located between said conductive patterns on both sides of the insulating material layer of the first circuit board substructure.

24. The multi-layered circuit board of claim 12 , wherein the copper in the contact openings contains a first layer of chemically deposited copper and a second layer of electrochemically deposited copper on the first layer of chemically deposited copper.

25. The multi-layered circuit board of claim 20 , wherein at least one of said first and second circuit board substructures comprises a metal plate above at least one of the microcircuits.

26. The multi-layered circuit board of claim 20 , wherein at least one of said first and second circuit board substructures comprises a metal foil below at least one of the microcircuits.

27. A multi-layered circuit board, which includes at least two circuit board substructures on top of each other, at least two of said circuit board substructures each comprising:

an insulating material layer including a baseboard and a hardened insulating polymer layer;

conductive patterns on both sides of the insulating material layer;

at least one microcircuit embedded in the insulating material layer, the embedded microcircuit having contact areas on its first surface and the first surface of the microcircuit being against the hardened insulating polymer layer; and

contact openings in the hardened insulating polymer layer and copper in the contact openings for forming electrical contacts between the contact areas of the microcircuit and at least one of the conductive patterns,

wherein the copper contains at least one of electrochemically deposited copper and chemically deposited copper, and

at least one of said at least two circuit board substructures further comprises a metal foil below at least one of the microcircuits.

28. The circuit board of claim 1 , wherein all the sidewalls of the hole in the baseboard are covered by a metal foil as the conductive material.

29. The circuit board of claim 28 , wherein the metal foil is an unbroken metal foil and surrounds the microcircuit in a lateral direction of the circuit board.

30. The circuit board of claim 1 , comprising a metal plate above the microcircuit.

31. The circuit board of claim 1 , comprising a metal plate below the microcircuit.

32. The circuit board of claim 1 , comprising a metal plate above and below the microcircuit.

33. The circuit board of claim 28 , comprising a metal plate above and below the microcircuit.

Assignments (8)
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 052853 FRAME: 0153. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 29, 2021
From: R2 SOLUTIONS LLC
To: STARBOARD VALUE INTERMEDIATE FUND LP, AS COLLATERAL AGENT
Reel/Frame 056832/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED ON REEL 053654 FRAME 0254. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST GRANTED PURSUANT TO THE PATENT SECURITY AGREEMENT PREVIOUSLY RECORDED. Recorded Dec 30, 2020
From: STARBOARD VALUE INTERMEDIATE FUND LP
To: R2 SOLUTIONS LLC
Reel/Frame 054981/0377 →
STATEMENT REGARDING SECURITY INTEREST INCORRECTLY RECORDED AGAINST PATENTS Recorded Oct 20, 2020
From: ACACIA RESEARCH GROUP LLC; R2 SOLUTIONS LLC
To: IMBERATEK, LLC
Reel/Frame 054134/0172 →
RELEASE OF SECURITY INTEREST IN PATENTS Recorded Jul 8, 2020
From: STARBOARD VALUE INTERMEDIATE FUND LP
To: ACACIA RESEARCH GROUP LLC; AMERICAN VEHICULAR SCIENCES LLC; BONUTTI SKELETAL INNOVATIONS LLC; CELLULAR COMMUNICATIONS EQUIPMENT LLC; INNOVATIVE DISPLAY TECHNOLOGIES LLC; LIFEPORT SCIENCES LLC; LIMESTONE MEMORY SYSTEMS LLC; MOBILE ENHANCEMENT SOLUTIONS LLC; MONARCH NETWORKING SOLUTIONS LLC; NEXUS DISPLAY TECHNOLOGIES LLC; PARTHENON UNIFIED MEMORY ARCHITECTURE LLC; R2 SOLUTIONS LLC; SAINT LAWRENCE COMMUNICATIONS LLC; STINGRAY IP SOLUTIONS LLC; SUPER INTERCONNECT TECHNOLOGIES LLC; TELECONFERENCE SYSTEMS LLC; UNIFICATION TECHNOLOGIES LLC
Reel/Frame 053654/0254 →
PATENT SECURITY AGREEMENT Recorded Jun 5, 2020
From: ACACIA RESEARCH GROUP LLC; AMERICAN VEHICULAR SCIENCES LLC; BONUTTI SKELETAL INNOVATIONS LLC; CELLULAR COMMUNICATIONS EQUIPMENT LLC; INNOVATIVE DISPLAY TECHNOLOGIES LLC; LIFEPORT SCIENCES LLC; LIMESTONE MEMORY SYSTEMS LLC; MERTON ACQUISITION HOLDCO LLC; MOBILE ENHANCEMENT SOLUTIONS LLC; MONARCH NETWORKING SOLUTIONS LLC; NEXUS DISPLAY TECHNOLOGIES LLC; PARTHENON UNIFIED MEMORY ARCHITECTURE LLC; R2 SOLUTIONS LLC; SAINT LAWRENCE COMMUNICATIONS LLC; STINGRAY IP SOLUTIONS LLC; SUPER INTERCONNECT TECHNOLOGIES LLC; TELECONFERENCE SYSTEMS LLC; UNIFICATION TECHNOLOGIES LLC
To: STARBOARD VALUE INTERMEDIATE FUND LP, AS COLLATERAL AGENT
Reel/Frame 052853/0153 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 18, 2020
From: GE EMBEDDED ELECTRONICS OY
To: IMBERATEK, LLC
Reel/Frame 051838/0444 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2014
From: EPCOS AG
To: GE EMBEDDED ELECTRONICS OY
Reel/Frame 034540/0256 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2012
From: IMBERA ELECTRONICS OY
To: EPCOS AG
Reel/Frame 027627/0428 →