IP Library Granted Patent US 7,848,319
Granted Patent B2
US 7,848,319 · App. 11/830,453 · Granted Dec 7, 2010

Programmably sliceable switch-fabric unit and methods of use

Assignee: Integrated Device Technology, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,848,319
App. No.
11/830,453
Granted
Dec 7, 2010
Kind
B2
Abstract

A programmably sliceable switch-fabric unit (PSSU) and methods of use are disclosed. An N×N′ switch matrix is programmably made to operate as if it were a plurality of S×S′ virtual switch slices, where S<N and S′<N′. Ingressing requests each specify an egress path (unicast mode) or plural egress paths (multicast mode) in terms of one or more relative egress port numbers. A request translator converts relative egress port numbers into absolute egress port numbers by determining what virtual slice each request belongs to. The translated egress requests are handed off to an arbitration and/or scheduling mechanism for further processing. If the translated request is granted, the corresponding payload egresses through the actual egress port(s) which the translated request asked for. An inventory of PSSU's may be distributed in accordance with the disclosure to segmented markets such that each PSSU can service the specific needs of a market, be it providing a plurality of 4×4 switch slices, 8×8 switch slices, 16×16 switch slices, or otherwise. In one embodiment, virtual slices are distributed throughout a physical switch-matrix so as to minimize pinout crossover for external line card units.

Claims (12)

1. A method for configuring a Programmably-Sliceable Switch-fabric Unit (PSSU) having a capability of functioning as an N.times.N′ crossbar, where said PSSU also has a capability of being programmably sliced to instead function as a plurality of S.times.S′ virtual switch slices, where S<N and S′<N′, where the PSSU includes absolute Ingress ports (aI's) and absolute Egress ports (aE's) that are alternatively identifiable as Relative ingress ports (Ri's) and Relative egress ports (Re's) of respective ones of said virtual switch slices; where the aI's can receive routing requests and payloads that are to be routed, and where the aE's can output routed payloads to corresponding destinations; and where said configuring method comprises: (a) executing a program to thereby transform the state of the PSSU to be sliced such that its plural virtual slices are intermingled to provide effective uncrossings of ingress and/or egress signal lines of the PSSU.

2. The method of claim 1 where N equals N′ and S equals S′.

3. The method of claim 1 where N equals 16.

4. The method of claim 1 where N equals 32.

5. The method of claim 1 where N equals 64.

6. The method of claim 1 where N is greater than 64.

7. The method of claim 1 where S is one half of N or less.

8. The method of claim 1 where S is one quarter of N or less.

9. The method of claim 1 wherein said executing the program includes: (a.1) specifying a Scalable Aperture Partitioning mode (SAP mode).

10. The method of claim 9 wherein said executing the program includes: (a.2) in accordance with the SAP mode, specifying a corresponding translation from use of relative (logical) egress identifications to use of absolute (physical) egress identifications.

11. The method of claim 9 wherein said executing the program includes: (a.2) in accordance with the SAP mode, specifying a corresponding request translation to take place within the PSSU.

12. The method of claim 9 wherein said executing the program includes: (a.2) in accordance with the SAP mode, specifying a corresponding multicast translation process to take place within the PSSU.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded May 29, 2018
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MICROSEMI STORAGE SOLUTIONS, INC.; MICROSEMI STORAGE SOLUTIONS (U.S.), INC.
Reel/Frame 046251/0271 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 17, 2016
From: PMC-SIERRA US, INC.
To: MICROSEMI STORAGE SOLUTIONS (US), INC.
Reel/Frame 038016/0493 →
PATENT SECURITY AGREEMENT Recorded Feb 3, 2016
From: MICROSEMI STORAGE SOLUTIONS, INC. (F/K/A PMC-SIERRA, INC.); MICROSEMI STORAGE SOLUTIONS (U.S.), INC. (F/K/A PMC-SIERRA US, INC.)
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037689/0719 →
RELEASE OF SECURITY INTEREST Recorded Feb 1, 2016
From: BANK OF AMERICA, N.A.
To: PMC-SIERRA, INC.; PMC-SIERRA US, INC.; WINTEGRA, INC.
Reel/Frame 037675/0129 →
SECURITY INTEREST IN PATENTS Recorded Aug 6, 2013
From: PMC-SIERRA, INC.; PMC-SIERRA US, INC.; WINTEGRA, INC.
To: BANK OF AMERICA, N.A.
Reel/Frame 030947/0710 →
CORRECTIVE ASSIGNMENT TO CORRECT THE CONVEYING AND RECEIVING PARTIES PREVIOUSLY RECORDED ON REEL 030832 FRAME 0604. ASSIGNOR(S) HEREBY CONFIRMS THE CONVEYING PARTY DATA: INTEGRATED DEVICE TECHNOLOGY, INC. TECEIVING: PMC-SIERRA US, INC. Recorded Jul 23, 2013
From: INTEGRATED DEVICE TECHNOLOGY, INC.
To: PMC-SIERRA US, INC.
Reel/Frame 030919/0040 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 19, 2013
From: PMC-SIERRA US, INC.
To: INTEGRATED DEVICE TECHNOLOGY, INC.
Reel/Frame 030832/0604 →
Continuity (1)
Related Publication 20070263618A1 · Nov 15, 2007